

# Analog Engineer's Circuit Cookbook: Amplifiers

# **Second Edition**

SLYY137 - 03/2019

# Edited by:

Tim Green, Pete Semig and Collin Wells

Special thanks for technical contribution:

Tim Claycomb

Mamadou Diallo

Peter Iliya

Zak Kaye

Errol Leon

Marc Liu

Masashi Miyagawa

Gustaf Falk Olson

Bala Ravi

Takahiro Saito

Will Wang

# **Analog Engineer's Circuit Cookbook: Amplifiers**

(Second Edition)

#### Message from the editors:

The Analog Engineer's Circuit Cookbook: Amplifiers provides amplifier sub-circuit ideas that can be quickly adapted to meet your specific system needs. Each circuit is presented as a "definition-by-example." They include step-by-step instructions, like a recipe, with formulas enabling you to adapt the circuit to meet your design goals. Additionally, all circuits are verified with SPICE simulations.

We've provided at least one recommended amplifier for each circuit, but you can swap it with another device if you've found one that's a better fit for your design. You can search our large portfolio of amplifiers at ti.com/amplifiers.

Our circuits require a basic understanding of amplifier concepts. If you're new to amplifier design, we highly recommend completing our TI Precision Labs (TIPL) training series. TIPL includes courses on introductory topics, such as device architecture, as well as advanced, application-specific problem-solving, using both theory and practical knowledge. Check out our curriculum for operational amplifiers (op amps), analog-to-digital converters (ADCs) and more at: ti.com/precisionlabs.

We hope you find this collection of amplifier circuits helpful in developing your designs. Our goal is to regularly update the cookbook with valuable amplifier circuit building blocks. You can check to see if your version is the latest at ti.com/circuitcookbooks. If you have input on any of the existing circuits or would like to request additional amplifier cookbook circuits for the next edition please contact us at: opampcookbook@list.ti.com.

#### Additional resources to explore

#### TI Precision Labs

#### ti.com/precisionlabs

- On-demand courses and tutorials ranging from introductory to advanced concepts that focus on application-specific problem solving
- Hands-on labs and evaluation modules (EVM) available
- TIPL Op Amps experimentation platform, ti.com/TIPL-amp-evm
- TIPL SAR ADC experimentation platform, ti.com/TIPL-Data Converters-evm

#### Analog Engineer's Pocket Reference

#### ti.com/analogrefguide

- PCB, analog and mixed-signal design formulae; includes conversions, tables and equations
- · e-book, iTunes and Android apps and hardcopy available

## The Signal e-book

## ti.com/signalbook

• Op amp e-book with short, bite-sized lessons on design topics such as offset voltage, input bias current, stability, noise and more

#### TI Designs

#### ti.com/tidesigns

 Ready-to-use reference designs with theory, calculations, simulations schematics, PCB files and bench test results

# TINA-TI™ Simulation Software

#### ti.com/tool/tina-ti

- Complete SPICE simulator for DC, AC, transient and noise analysis
- Includes schematic entry and post-processor for waveform math

#### Analog Engineer's Calculator

#### ti.com/analogcalc

· ADC and amplifier design tools, noise and stability analysis, PCB and sensor tools

#### Analog Wire Blog

#### ti.com/analogwire

• Technical blogs written by analog experts that include tips, tricks and design techniques

## TI E2E™ Community

#### ti.com/e2e

• Support forums for all TI products

#### Op Amp Circuit Quick Search and Parametric Search

#### ti.com/opamp-search

• Search our operational amplifier portfolio by entering key parameters or by selecting a circuit function

## Op Amp Parametric Cross-Reference

#### ti.com/opampcrossreference

• Find similar TI Amplifiers using competitive part numbers

#### DIY Amplifier Circuit Evaluation Module (DIYAMP-EVM) ti.com/DIYAMP-EVM

• Single-channel circuit evaluation module providing SC70, SOT23 and SOIC package options in 12 popular amplifier configurations

#### **Dual-Channel DIY Amplifier Circuit Evaluation Module** (DUAL-DIYAMP-EVM)

#### ti.com/dual-diyamp-evm

• Dual-channel circuit evaluation module in an SOIC-8 package with 10 popular amplifier configurations

#### Want more circuits?

- Download the Analog Engineer's Circuit Cookbook for data converters
- · Browse a complete list of amplifier and data converters circuits

Visit ti.com/circuitcookbooks



# **Table of Contents**

Basic Circuits	Signal Conditioning
Buffer (follower) circuit	Single-ended input to differential output circuit138
Inverting amplifier circuit9	Inverting op amp with inverting positive reference voltage circuit142
Non-inverting amplifier circuit	Non-inverting op amp with inverting positive reference voltage circuit146
Inverting summer circuit	Non-inverting op amp with non-inverting positive reference voltage
Difference amplifier (subtractor) circuit	circuit150
Two op amp instrumentation amplifier circuit	Inverting op amp with non-inverting positive reference voltage circuit.154
Three op amp instrumentation amplifier circuit	Single-supply diff-in to diff-out AC amplifier circuit158
Integrator circuit	Inverting dual-supply to single-supply amplifier circuit
Differentiator circuit	Dual-supply, discrete, programmable gain amplifier circuit167
Command Camaina	AC coupled instrumentation amplifier circuit171
Current Sensing	Discrete wide bandwidth INA circuit175
Transimpedance amplifier circuit	Low-noise and long-range PIR sensor conditioner circuit179
Single-supply, low-side, unidirectional current-sensing solution with	Temperature sensing with NTC circuit183
output swing to GND circuit	Temperature sensing with PTC circuit187
Single-supply, low-side, unidirectional current-sensing circuit	Differential input to differential output circuit using a fully -differential
Low-side, bidirectional current sensing circuit	amplifier191
High-side, bidirectional current-sensing circuit with transient protection 63	Single-ended input to differential output circuit using a fully-differential
High-side current-sensing circuit design	amplifier197
3-decade, load-current sensing circuit	Comparators
High-voltage, high-side floating current sensing circuit using current output, current sense amplifier	Signal and clock restoration circuit
Low-drift, low-side, bidirectional current-sensing circuit with integrated	Comparator with and without hysteresis circuit
precision gain resistors81	High-side current sensing with comparator circuit
Overcurrent event detection circuit	High-speed overcurrent detection circuit
Oversal over a decoder of our manner our manner over a decoder of our manner over a decoder of our mann	Inverting comparator with hysteresis circuit
Signal Sources	Low-power, bidirectional current sensing circuit
PWM generator circuit	Non-inverting comparator with hysteresis circuit
Adjustable reference voltage circuit	Overvoltage protection with comparator circuit
Current Sources	Window comparator with integrated reference circuit
Low-level voltage-to-current converter circuit	Relaxation oscillator circuit
Low-level voltage-to-current converter circuit	Thermal switch circuit
Filters	Undervoltage protection with comparator circuit
AC coupled (HPF) inverting amplifier circuit101	Window comparator circuit
AC coupled (HPF) non-inverting amplifier circuit105	Zero crossing detection using comparator circuit
Band pass filtered inverting attenuator circuit109	Zero crossing detection using comparator circuit
Fast-settling low-pass filter circuit113	Sensor Acquisition
Low-pass filtered, inverting amplifier circuit117	Single-supply strain gauge bridge amplifier circuit
Non-Linear Circuits (Rectifiers/Clamps/Peak Detectors)	Photodiode amplifier circuit
Half-wave rectifier circuit	Audio
Full-wave rectifier circuit	Non-inverting microphone pre-amplifier circuit
Single-supply, low-input voltage, full-wave rectifier circuit	TIA microphone amplifier circuit
Slaw rate limiter circuit	



# SBOA269A-February 2018-Revised January 2019


# Buffer (follower) circuit

# **Design Goals**

Input		Output		Freq.	Sup	pply
$V_{iMin}$	V <sub>iMax</sub>	V <sub>oMin</sub>	V <sub>oMax</sub>	f	V <sub>cc</sub>	V <sub>ee</sub>
-10V	10V	-10V	10V	100kHz	15V	-15V

#### **Design Description**

This design is used to buffer signals by presenting a high input impedance and a low output impedance. This circuit is commonly used to drive low-impedance loads, analog-to-digital converters (ADC) and buffer reference voltages. The output voltage of this circuit is equal to the input voltage.



- 1. Use the op-amp linear output operating range, which is usually specified under the A<sub>OL</sub> test conditions.
- 2. The small-signal bandwidth is determined by the unity-gain bandwidth of the amplifier.
- 3. Check the maximum output voltage swing versus frequency graph in the datasheet to minimize slewinduced distortion.
- 4. The common mode voltage is equal to the input signal.
- 5. Do not place capacitive loads directly on the output that are greater than the values recommended in the datasheet.
- 6. High output current amplifiers may be required if driving low impedance loads.
- 7. For more information on op-amp linear operating region, stability, slew-induced distortion, capacitive load drive, driving ADCs, and bandwidth, see the Design References section.



The transfer function for this circuit follows:

$$V_o = V_i$$

1. Verify that the amplifier can achieve the desired output swing using the supply voltages provided. Use the output swing stated in the A<sub>OL</sub> test conditions. The output swing range of the amplifier must be greater than the output swing required for the design.

$$-14V \le V_0 \le 14V$$

- The output swing of the LM7332 using ±15-V supplies is greater than the required output swing of the design. Therefore, this requirement is met.
- Review the Output Voltage versus Output Current curves in the product datasheet to verify the desired output voltage can be achieved for the desired output current.
- 2. Verify the input common mode voltage of the amplifier will not be violated using the supply voltage provided. The input common mode voltage range of the amplifier must be greater than the input signal voltage range.

$$-15.1 V \le V_{icm} \le 15.1 V$$

- The input common-mode range of the LM7332 using ±15-V supplies is greater than the required input common-mode range of the design. Therefore, this requirement is met.
- 3. Calculate the minimum slew rate required to minimize slew-induced distortion.

SR > 
$$2 \times \pi \times Vp \times f = 2 \times \pi \times 10V \times 100kHz = 6.28V / \mu s$$


- The slew rate of the LM7332 is 15.2V/µs. Therefore, this requirement is met.
- 4. Verify the device will have sufficient bandwidth for the desired output signal frequency.

$$f_{\text{signal}} < f_{\text{unity}}$$
  
100*kHz* < 7.5*MHz*


 The desired output signal frequency is less than the unity-gain bandwidth of the LM7332. Therefore, this requirement is met. www.ti.com

# **Design Simulations**

# **DC Simulation Results**



#### **AC Simulation Results**



# **Design References**

See the Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

For more information, see the Capacitive Load Drive Verified Reference Design Using an Isolation Resistor TI Design.

See the circuit SPICE simulation file SBOC491 - http://www.ti.com/lit/zip/sboc491.

For more information on many op amp topics including common-mode range, output swing, bandwidth, slew rate, and how to drive an ADC, see TI Precision Labs.



# **Design Featured Op Amp**

LM7332			
V <sub>ss</sub>	2.5V to 32V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	1.6mV		
I <sub>q</sub>	2mA		
I <sub>b</sub>	1µA		
UGBW	7.5MHz (±5-V supply)		
SR	15.2V/µs		
#Channels	2		
www.ti.com/product/LM7332			

# Design Alternate Op Amp

OPA192			
V <sub>ss</sub>	4.5V to 36V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	5µV		
I <sub>q</sub>	1mA		
I <sub>b</sub>	5pA		
UGBW	10MHz		
SR	20V/µs		
#Channels	1, 2, 4		
www.ti.com/product/opa192			

The following device is for battery-operated or power-conscious designs outside of the original design goals described earlier, where lowering the total system power is desired.

LPV511		
V <sub>ss</sub>	2.7V to 12V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	0.2mV	
I <sub>q</sub>	1.2µA	
I <sub>b</sub>	0.8nA	
UGBW	27KHz	
SR	7.5V/ms	
#Channels	1	
www.ti.com/product/lpv511		

# **Revision History**

Revision	Date	Change
Α	January 2019	Downscale title. Added LPV511 table in the Design Alternate Op Amp section.



# SBOA270A-February 2018-Revised January 2019


# Inverting amplifier circuit

## **Design Goals**

Input Output		Freq.	Sup	pply		
$V_{iMin}$	$V_{iMax}$	$V_{oMin}$	$V_{oMax}$	f	V <sub>cc</sub>	V <sub>ee</sub>
-7V	7V	-14V	14V	3kHz	15V	-15V

#### **Design Description**

This design inverts the input signal, V<sub>i</sub>, and applies a signal gain of -2V/V. The input signal typically comes from a low-impedance source because the input impedance of this circuit is determined by the input resistor, R<sub>1</sub>. The common-mode voltage of an inverting amplifier is equal to the voltage connected to the non-inverting node, which is ground in this design.



Copyright © 2018, Texas Instruments Incorporated

- 1. Use the op amp in a linear operating region. Linear output swing is usually specified under the A<sub>OI</sub> test conditions. The common-mode voltage in this circuit does not vary with input voltage.
- 2. The input impedance is determined by the input resistor. Make sure this value is large when compared to the source's output impedance.
- 3. Using high value resistors can degrade the phase margin of the circuit and introduce additional noise in the circuit.
- 4. Avoid placing capacitive loads directly on the output of the amplifier to minimize stability issues.
- 5. Small-signal bandwidth is determined by the noise gain (or non-inverting gain) and op amp gainbandwidth product (GBP). Additional filtering can be accomplished by adding a capacitor in parallel to R<sub>2</sub>. Adding a capacitor in parallel with R<sub>2</sub> will also improve stability of the circuit if high value resistors are used.
- 6. Large signal performance may be limited by slew rate. Therefore, check the maximum output swing versus frequency plot in the data sheet to minimize slew-induced distortion.
- 7. For more information on op amp linear operating region, stability, slew-induced distortion, capacitive load drive, driving ADCs, and bandwidth please see the Design References section.



The transfer function of this circuit is given below.

$$V_o = V_i \times \left(-\frac{R_2}{R_1}\right)$$

1. Determine the starting value of  $R_1$ . The relative size of  $R_1$  to the signal source's impedance affects the gain error. Assuming the signal source's impedance is low (for example,  $100\Omega$ ), set  $R_1$ = $10k\Omega$  for 1% gain error.

$$R_1 = 10k\Omega$$

2. Calculate the gain required for the circuit. Since this is an inverting amplifier use  $V_{iMin}$  and  $V_{oMax}$  for the calculation.

$$G = \frac{V_{oMax}}{V_{iMin}} = \frac{14V}{-7V} = -2\frac{V}{V}$$

3. Calculate R<sub>2</sub> for a desired signal gain of -2V/V.

$$G = {} - \frac{R_2}{R_1} \! \to R_2 \! = {} - G \textbf{ x } R_1 \! = {} - ({} - 2\frac{V}{V}) \textbf{ x } 10 k \Omega \! = 20 k \Omega$$

4. Calculate the small signal circuit bandwidth to ensure it meets the 3kHz requirement. Be sure to use the noise gain, or non-inverting gain, of the circuit.

$$\begin{split} GBP_{TLV170} &= 1.2 MHz & (\\ NG &= 1 + \frac{R_2}{R_1} = 3\frac{V}{V} \\ BW &= \frac{GBP}{NG} = \frac{1.2 MHz}{3V/V} = 400 kHz \end{split}$$

5. Calculate the minimum slew rate required to minimize slew-induced distortion.

$$\begin{split} V_p &= \frac{SR}{2 \times \pi \times f} \rightarrow SR > 2 \times \pi \times f \times V_p \\ SR &> 2 \times \pi \times 3 \text{kHz} \times 14 \text{V} = 263 \text{ . } 89 \frac{\text{kV}}{\text{s}} = 0 \text{ . } 26 \frac{\text{V}}{\text{us}} \end{split}$$

- SR<sub>TLV170</sub>=0.4V/µs, therefore it meets this requirement.
- 6. To avoid stability issues ensure that the zero created by the gain setting resistors and input capacitance of the device is greater than the bandwidth of the circuit.


$$\begin{split} \frac{1}{2 \times \pi \times (C_{cm} + C_{diff}) \times (R_2 \| R_1)} &> \frac{GBP}{NG} \\ \frac{1}{2 \times \pi \times 3pF + 3pF} \times \frac{20k\Omega \times 10k\Omega}{20k\Omega + 10k\Omega} &> \frac{1.2MHz}{3V/V} \\ 43.77MHz &> 400kHz \end{split}$$

- C<sub>cm</sub> and C<sub>diff</sub> are the common-mode and differential input capacitances of the TLV170, respectively.
- · Since the zero frequency is greater than the bandwidth of the circuit, this requirement is met.




# **Design Simulations**

## **DC Simulation Results**



## **AC Simulation Results**


The bandwidth of the circuit depends on the noise gain, which is 3V/V. The bandwidth is determined by looking at the -3dB point, which is located at 3dB given a signal gain of 6dB. The simulation sufficiently correlates with the calculated value of 400kHz.





# **Transient Simulation Results**

The output is double the magnitude of the input, and inverted.



www.ti.com

# **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC492.

For more information on many op amp topics including common-mode range, output swing, bandwidth, and how to drive an ADC please visit TI Precision Labs.

# **Design Featured Op Amp**

TLV170			
V <sub>ss</sub>	±18V (36V)		
V <sub>inCM</sub>	(Vee-0.1V) to (Vcc-2V)		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	0.5mV		
I <sub>q</sub>	125µA		
I <sub>b</sub>	10pA		
UGBW	1.2MHz		
SR	0.4V/µs		
#Channels	1, 2, 4		
www.ti.com/product/tlv170			

# **Design Alternate Op Amp**

LMV358		
V <sub>ss</sub>	2.7 to 5.5V	
V <sub>inCM</sub>	(V <sub>ee</sub> -0.2V) to (V <sub>cc</sub> -0.8V)	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	1.7mV	
I <sub>q</sub>	210µA	
I <sub>b</sub>	15nA	
UGBW	1MHz	
SR	1V/μs	
#Channels	1 (LMV321), 2 (LMV358), 4 (LMV324)	
www.ti.com/product/lmv358		

# **Revision History**

Revision	Date	Change
Α	January 2019	Downscale title. Added link to circuit cookbook landing page.



# SBOA271A-January 2018-Revised January 2019


# Non-inverting amplifier circuit

#### **Design Goals**

Input		Output		Supply	
ViMin	ViMax	VoMin	VoMax	Vcc	Vee
-1V	1V	-10V	10	15V	-15V

#### **Design Description**

This design amplifies the input signal,  $V_i$ , with a signal gain of 10V/V. The input signal may come from a high-impedance source (for example,  $M\Omega$ ) because the input impedance of this circuit is determined by the extremely high input impedance of the op amp (for example,  $G\Omega$ ). The common-mode voltage of a non-inverting amplifier is equal to the input signal.



- Use the op amp linear output operating range, which is usually specified under the A<sub>OL</sub> test conditions. The common-mode voltage is equal to the input signal.
- 2. The input impedance of this circuit is equal to the input impedance of the amplifier.
- 3. Using high-value resistors can degrade the phase margin of the circuit and introduce additional noise in the circuit.
- 4. Avoid placing capacitive loads directly on the output of the amplifier to minimize stability issues.
- 5. The small-signal bandwidth of a non-inverting amplifier depends on the gain of the circuit and the gain bandwidth product (GBP) of the amplifier. Additional filtering can be accomplished by adding a capacitor in parallel to R<sub>1</sub>. Adding a capacitor in parallel with R<sub>1</sub> will also improve stability of the circuit if high-value resistors are used.
- 6. Large signal performance may be limited by slew rate. Therefore, check the maximum output swing versus frequency plot in the data sheet to minimize slew-induced distortion.
- 7. For more information on op amp linear operating region, stability, slew-induced distortion, capacitive load drive, driving ADCs, and bandwidth please see the Design References section.



The transfer function for this circuit is given below.

$$V_{o} = V_{i} \times (1 + \frac{R_{1}}{R_{2}})$$

1. Calculate the gain.

$$\begin{split} G &= \frac{V_{o\_max} - V_{o\_min}}{V_{i\_max} - V_{i\_min}} & (\\ G &= \frac{10V - -10V}{1\ V - -1\ V} = 10V\ /\ V \end{split}$$

2. Calculate values for R<sub>1</sub> and R<sub>2</sub>.

$$\begin{aligned} G &= 1 + \frac{R_1}{R_2} \\ &\text{Choose} \quad R_1 = 9 \ . \ 09k\Omega \\ &R_2 = \frac{R_1}{G-1} = \frac{9 \ . \ 09k\Omega}{10V/V-1} = 1 \ . \ 01k\Omega \end{aligned}$$

3. Calculate the minimum slew rate required to minimize slew-induced distortion.

SR 
$$>$$
 2 ×  $\pi$  ×  $V_p$  ×  $f$  = 2 ×  $\pi$  × 10V × 20kHz = 1 . 257V /  $\mu s$ 

- The slew rate of the OPA171 is 1.5V/µs, therefore it meets this requirement.
- 4. To maintain sufficient phase margin, ensure that the zero created by the gain setting resistors and input capacitance of the device is greater than the bandwidth of the circuit.


$$\frac{\frac{1}{2^{\times}\pi^{\times}(C_{cm}+C_{diff})^{\times}(R_{1}\|R_{2})}>\frac{GBP}{G}}{\frac{1}{2^{\times}\pi^{\times}}\frac{3pF+3pF}{1.0^{1}K\Omega^{\times}9.09K\Omega}}>\frac{3MHz}{10V/V}}{29.18MHz}>\frac{300kHz}{300kHz}$$

- C<sub>cm</sub> and C<sub>diff</sub> are the common-mode and differential input capacitances of the OPA171, respectively.
- · Since the zero frequency is greater than the bandwidth of the circuit, this requirement is met.




# **Design Simulations**

# **DC Simulation Results**



# **AC Simulation Results**





# **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC493.

For more information on many op amp topics including common-mode range, output swing, and bandwidth please visit TI Precision Labs.

# **Design Featured Op Amp**

OPA171			
$V_{ss}$	2.7V to 36V		
V <sub>inCM</sub>	$(V_{ee}$ –0.1V) to $(V_{cc}$ –2V)		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	250µV		
I <sub>q</sub>	475µA		
I <sub>b</sub>	8pA		
UGBW	3MHz		
SR	1.5V/µs		
#Channels	1, 2, 4		
www.ti.com/product/opa171			

# **Design Alternate Op Amp**

OPA191				
V <sub>ss</sub>	4.5V to 36V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	5μV			
I <sub>q</sub>	140µA			
I <sub>b</sub>	5pA			
UGBW	2.5MHz			
SR	7.5V/µs			
#Channels	1, 2, 4			
www.ti.com/product/OPA191				

# **Revision History**

Revision	Date	Change	
Α	January 2019	Downscale the title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page.	




# Inverting summer circuit

## **Design Goals**

Input 1		Inp	Input 2 Output		Output Freq.		Supply	
$V_{i1Min}$	$V_{i1Max}$	$V_{i2Min}$	$V_{i2Max}$	$V_{oMin}$	$V_{oMax}$	f	V <sub>cc</sub>	V <sub>ee</sub>
–5V	5V	–250mV	250mV	-4.9V	4.9V	10kHz	5V	-5V

#### **Design Description**

This design sums (adds) and inverts two input signals,  $V_{i1}$  and  $V_{i2}$ . The input signals typically come from low-impedance sources because the input impedance of this circuit is determined by the input resistors,  $R_1$  and  $R_2$ . The common-mode voltage of an inverting amplifier is equal to the voltage connected to the non-inverting node, which is ground in this design.



Copyright © 2018, Texas Instruments Incorporated

- 1. Use the op amp in a linear operating region. Linear output swing is usually specified under the A<sub>OL</sub> test conditions. The common-mode voltage in this circuit does not vary with input voltage.
- 2. The input impedance is determined by the input resistors. Make sure these values are large when compared to the output impedance of the source.
- 3. Using high-value resistors can degrade the phase margin of the circuit and introduce additional noise in the circuit.
- 4. Avoid placing capacitive loads directly on the output of the amplifier to minimize stability issues.
- 5. Small-signal bandwidth is determined by the noise gain (or non-inverting gain) and op amp gain-bandwidth product (GBP). Additional filtering can be accomplished by adding a capacitor in parallel to R<sub>3</sub>. Adding a capacitor in parallel with R<sub>3</sub> will also improve stability of the circuit if high-value resistors are used.
- 6. Large signal performance may be limited by slew rate. Therefore, check the maximum output swing versus frequency plot in the data sheet to minimize slew-induced distortion.
- 7. For more information on op amp linear operating region, stability, slew-induced distortion, capacitive load drive, driving ADCs, and bandwidth please see the Design References section.



The transfer function for this circuit is given below.

$$V_{o} = V_{i \ 1} \times (-\frac{R_{3}}{R_{1}}) + V_{i \ 2} \times (-\frac{R_{3}}{R_{2}})$$

1. Select a reasonable resistance value for R<sub>3</sub>.

$$R_3 = 20k\Omega$$

2. Calculate gain required for  $V_{i1}$ . For this design, half of the output swing is devoted to each input.

$$G_{\text{Vi1}} \models \frac{\frac{V_{\text{oMax}} - V_{\text{oMin}}}{2}}{V_{\text{i 1 Max}} - V_{\text{i 1 Min}}} \models \frac{\frac{4.9V - (-4.9V)}{2}}{2.5V - (-2.5V)} \models 0.98\frac{V}{V} = -0.175 dB$$

3. Calculate the value of R<sub>1</sub>.

$$|G_{Vi1}| = \frac{R_3}{R_1} \rightarrow R_1 = \frac{R_3}{|G_{Vi1}|} = \frac{20k\Omega}{0.98V/V} = 20 . 4k\Omega \approx 20 . 5k\Omega \text{ (Standard Value)}$$

4. Calculate gain required for  $V_{i2}$ . For this design, half of the output swing is devoted to each input.

$$G_{\text{Vi2}} \models \frac{\frac{V_{\text{oMax}} - V_{\text{oMin}}}{2}}{V_{\text{i 2 Max}} - V_{\text{i 2 Min}}} \models \frac{\frac{4.9 \text{v} - (-4.9 \text{v})}{2}}{250 \text{mV} - (-250 \text{mV})} \models 9.8 \frac{\text{V}}{\text{V}} = 19.82 \text{dB}$$

5. Calculate the value of R<sub>2</sub>.

$$|\mathsf{G}_{\mathsf{VI2}}|=rac{\mathsf{R}_3}{\mathsf{R}_2} o \mathsf{R}_2=rac{\mathsf{R}_3}{|\mathsf{G}_{\mathsf{UP}}|}=rac{\mathsf{20k}\Omega}{\mathsf{9.8V/V}}=2$$
 .  $\mathsf{04k}\Omega$  ≈  $2$  .  $\mathsf{05k}\Omega$  (Standard Value)

 Calculate the small signal circuit bandwidth to ensure it meets the 10-kHz requirement. Be sure to use the noise gain (NG), or non-inverting gain, of the circuit. When calculating the noise gain note that R<sub>1</sub> and R<sub>2</sub> are in parallel.

$$\begin{split} GBP_{OPA170} &= 1.2 MHz & ( ) & ( ) \\ NG &= 1 + \frac{R_3}{R_1 \parallel R_2} = 1 + \frac{20 k \Omega}{1.86 k \Omega} = 11.75 \frac{V}{V} = 21.4 dB \\ BW &= \frac{GBP}{NG} = \frac{1.2 MHz}{11.75 V/V} = 102 kHz \end{split}$$

- This requirement is met because the closed-loop bandwidth is 102kHz and the design goal is 10kHz.
- 7. Calculate the minmum slew rate to minimize slew-induced distortion.

$$\begin{split} V_p &= \frac{SR}{2 \times \pi \times f} \rightarrow SR > 2 \times \pi \times f \times V_p \\ SR &> 2 \times \pi \times 10 \\ kHz \times 4.9 \\ V &= 307.87 \\ \frac{kV}{s} = 0.31 \\ \frac{V}{\mu s} \end{split}$$

- SR<sub>OPA170</sub>=0.4V/µs, therefore it meets this requirement.
- 8. To avoid stability issues ensure that the zero created by the gain setting resistors and input capacitance of the device is greater than the bandwidth of the circuit.

$$\frac{1}{2 \times \pi \times (C_{cm} + C_{diff}) \times (R_1 \| R_2 \| R_3)} > \frac{GBP}{NG}$$

$$\frac{1}{2 \times \pi \times 3pF + 3pF \times 1.7k\Omega} > \frac{1.2MHz}{11.75V/V}$$

$$15.6MHz > 102kHz$$


- C<sub>cm</sub> and C<sub>diff</sub> are the common-mode and differential input capacitances.
- · Since the zero frequency is greater than the bandwidth of the circuit, this requirement is met.




# **Design Simulations**

#### **DC Simulation Results**

This simulation sweeps  $V_{i1}$  from -2.5V to 2.5V while  $V_{i2}$  is held constant at 0V. The output is inverted and ranges from -2.44V to 2.44V.




This simulation sweeps  $V_{i2}$  from -250 mV to 250 mV while  $V_{i1}$  is held constant at 0V. The output is inverted and ranges from -2.44 V to 2.44 V.






#### **AC Simulation Results**

This simulation shows the bandwidth of the circuit. Note that the bandwidth is the same for either input. This is because the bandwidth depends on the noise gain of the circuit, not the signal gain of each input. These results correlate well with the calculations.



# **Transient Simulation Results**

This simulation shows the inversion and summing of the two input signals.  $V_{i1}$  is a 1-kHz, 5- $V_{pp}$  sine wave and  $V_{i2}$  is a 10-kHz, 500-mV<sub>pp</sub> sine wave. Since both inputs are properly amplified or attenuated, the output is within specification.



www.ti.com

# **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC494.

For more information on many op amp topics including common-mode range, output swing, bandwidth, and how to drive an ADC please visit TI Precision Labs.

# **Design Featured Op Amp**

OPA170					
V <sub>ss</sub>	2.7V to 36V				
V <sub>inCM</sub>	(Vee-0.1V) to (Vcc-2V)				
V <sub>out</sub>	Rail-to-rail				
V <sub>os</sub>	0.25mV				
I <sub>q</sub>	110µA				
I <sub>b</sub>	8pA				
UGBW	1.2MHz				
SR	0.4V/µs				
#Channels 1, 2, 4					
www.ti.com/p	www.ti.com/product/opa170				

# **Design Alternate Op Amp**

LMC7101				
V <sub>ss</sub>	2.7V to 15.5V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	110µV			
I <sub>q</sub>	0.8mA			
I <sub>b</sub>	1pA			
UGBW	1.1MHz			
SR	1.1V/µs			
#Channels	1			
www.ti.com/product/lmc7101				

# **Revision History**

Revision	Date	Change	
Α	January 2019	Downscale title. Updated title role to 'Amplifiers'. Added link to circuit cookbook landing page.	




# Difference amplifier (subtractor) circuit

#### **Design Goals**

Input (V <sub>i2</sub> -V <sub>i1</sub> )		Out	put	CMRR (min)		Supply	
$V_{idiffMin}$	$V_{idiffMax}$	$V_{oMin}$	V <sub>oMax</sub>	dB	V <sub>cc</sub>	$V_{ee}$	$V_{ref}$
-1.25V	1.25V	-2.5V	2.5V	50	2.75V	-2.75V	0V

#### **Design Description**

This design inputs two signals,  $V_{i1}$  and  $V_{i2}$ , and outputs their difference (subtracts). The input signals typically come from low-impedance sources because the input impedance of this circuit is determined by the resistive network. Difference amplifiers are typically used to amplify differential input signals and reject common-mode voltages. A common-mode voltage is the voltage common to both inputs. The effectiveness of the ability of a difference amplifier to reject a common-mode signal is known as common-mode rejection ratio (CMRR). The CMRR of a difference amplifier is dominated by the tolerance of the resistors.



Copyright © 2018, Texas Instruments Incorporated

- Use the op amp in a linear operating region. Ensure that the inputs of the op amp do not exceed the common-mode range of the device. Linear output swing is usually specified under the A<sub>OL</sub> test conditions.
- 2. The input impedance is determined by the input resistive network. Make sure these values are large when compared to the output impedance of the sources.
- 3. Using high-value resistors can degrade the phase margin of the circuit and introduce additional noise in the circuit.
- 4. Avoid placing capacitive loads directly on the output of the amplifier to minimize stability issues.
- 5. Small-signal bandwidth is determined by the noise gain (or non-inverting gain) and op amp gain-bandwidth product (GBP). Additional filtering can be accomplished by adding a capacitors in parallel to R<sub>3</sub> and R<sub>4</sub>. Adding capacitors in parallel with R<sub>3</sub> and R<sub>4</sub> will also improve stability of the circuit if high-value resistors are used.
- 6. Large signal performance may be limited by slew rate. Therefore, check the maximum output swing versus frequency plot in the data sheet to minimize slew-induced distortion.
- 7. For more information on op amp linear operating region, stability, slew-induced distortion, capacitive load drive, driving ADCs, and bandwidth please see the Design References section.



The complete transfer function for this circuit is shown below.

$$V_{o} = V_{i\,1} \times ({} - \frac{R_3}{R_1}) + V_{i\,2} \times (\frac{R_4}{R_2 + R_4}) \times (1 + \frac{R_3}{R_1}) + \text{Vref} \times (\frac{R_2}{R_2 + R_4}) \times (1 + \frac{R_3}{R_1})$$

If  $R_1 = R_2$  and  $R_3 = R_4$  the transfer function for this circuit simplifies to the following equation.

$$V_{o} = (V_{i2} - V_{i1}) \times \frac{R_{3}}{R_{4}} + Vref$$

- Where the gain, G, is R₃/R₁.
- 1. Determine the starting value of R<sub>1</sub> and R<sub>2</sub>. The relative size of R<sub>1</sub> and R<sub>2</sub> to the signal impedance of the source affects the gain error.

$$R_1 = R_2 = 10k\Omega$$

2. Calculate the gain required for the circuit. 
$$G = \frac{V_{oMax} - V_{oMin}}{V_{idiffMax} - V_{idiffMin}} = \frac{2.5V - (-2.5V)}{1.25V - (-1.25V)} = 2\frac{V}{V} = 6 \text{ . } 02dB$$

3. Calculate the values for R<sub>3</sub> and R<sub>4</sub>.

$$G=2\frac{V}{V}=\frac{R_3}{R_1} \rightarrow 2 \times R_1=R_3=R_4=20 k\Omega$$

4. Calculate resistor tolerance to meet the minimum common-mode rejection ratio (CMRR). For minimum (worst-case) CMRR,  $\alpha$  = 4. For a more probable, or typical value of CMRR,  $\alpha$  = 0.33.

$$\begin{split} \text{CMRR}_{\text{dB}} &\cong 20 \text{log} 10 (\frac{1+G}{\alpha \times \epsilon}) \\ \epsilon &= \frac{1+G}{\alpha \times 10^{\frac{CMRR_{\text{dB}}}{20}}} = \frac{3}{4 \times 10^{\frac{50}{20}}} = 0 \ . \ 024 = 0 \ . \ 24\% \rightarrow \text{Use} \quad 0 \ . \ 1 \quad \% \quad \text{resistors} \end{split}$$


5. For quick reference, the following table compares resistor tolerance to minimum and typical CMRR values assuming G = 1 or G = 2. As shown above, as gain increases so does CMRR.

Tolerance	G=1 Minimum (dB)	G=1 Typical (dB)	G=2 Minimum (dB)	G=2 Typical (dB)
0.01%=0.0001	74	95.6	77.5	99.2
0.1%=0.001	54	75.6	57.5	79.2
0.5%=0.005	40	61.6	43.5	65.2
1%=0.01	34	55.6	37.5	59.2
5%=0.05	20	41.6	23.5	45.2




# **Design Simulations**

## **DC Simulation Results**



# **CMRR Simulation Results**





# **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC495.

For more information on many op amp topics including common-mode range, output swing, bandwidth, and how to drive an ADC please visit TI Precision Labs. For more information on difference amplifier CMRR, please read Overlooking the obvious: the input impedance of a difference amplifier.

# **Design Featured Op Amp**

TLV6001					
V <sub>ss</sub>	1.8V to 5.5V				
V <sub>inCM</sub>	Rail-to-rail				
V <sub>out</sub>	Rail-to-rail				
V <sub>os</sub>	750µV				
I <sub>q</sub>	75µA				
I <sub>b</sub>	1pA				
UGBW	1MHz				
SR	0.5V/µs				
#Channels	1, 2, 4				
www.ti.com/product/tlv6001					

# **Design Alternate Op Amp**

OPA320					
<b>V</b> <sub>ss</sub> 1.8V to 5.5V					
V <sub>inCM</sub>	Rail-to-rail				
V <sub>out</sub>	Rail-to-rail				
V <sub>os</sub>	40μV				
I <sub>q</sub>	1.5mA				
I <sub>b</sub>	0.2pA				
UGBW	20MHz				
SR	10V/µs				
#Channels	1, 2				
www.ti.com/product/opa320					

# **Revision History**

Revision	Date	Change	
Α	January 2019	Downscale title. Added link to circuit cookbook landing page.	



# Two op amp instrumentation amplifier circuit


## **Design Goals**

Input V <sub>iDiff</sub> (V <sub>i2</sub> - V <sub>i1</sub> )		Output		Supply			
	$V_{iDiff\_Min}$	$V_{iDiff\_Max}$	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	V <sub>ee</sub>	$V_{ref}$
	+/-1V	+/-2V	-10V	+10V	15V	-15V	0V

V <sub>cm</sub>	Gain Range		
+/-10V	5V/V to 10V/V		

#### **Design Description**

This design amplifiers the difference between  $V_{i1}$  and  $V_{i2}$  and outputs a single ended signal while rejecting the common–mode voltage. Linear operation of an instrumentation amplifier depends upon the linear operation of its primary building block: op amps. An op amp operates linearly when the input and output signals are within the device's input common–mode and output–swing ranges, respectively. The supply voltages used to power the op amps define these ranges.



- 1. R<sub>a</sub> sets the gain of the circuit.
- High-value resistors can degrade the phase margin of the circuit and introduce additional noise in the circuit.
- 3. The ratio of  $R_4$  and  $R_3$  set the minimum gain when  $R_q$  is removed.
- 4. Ratios of  $R_2/R_1$  and  $R_4/R_3$  must be matched to avoid degrading the instrumentation amplifier's DC CMRR and ensuring the  $V_{ref}$  gain is 1V/V.
- 5. Linear operation is contingent upon the input common—mode and the output swing ranges of the discrete op amps used. The linear output swing ranges are specified under the A<sub>ol</sub> test conditions in the op amps datasheets.



1. Transfer function of this circuit.

$$V_{o} = V_{iDiff} \times G + V_{ref} = (V_{i2} - V_{i1}) \times G + V_{ref}$$

when  $V_{ref} = 0$ , the transfer function simplifies to the following equation:

$$V_o = (V_{i2} - V_{i1}) \times G$$

where G is the gain of the instrumentation amplifier and  $G = 1 + \frac{R_4}{R_3} + \frac{2R_2}{R_3}$ 

2. Select R<sub>4</sub> and R<sub>3</sub> to set the minimum gain.

$$\begin{split} G_{min} &= 1 + \frac{R_4}{R_3} = 5\frac{V}{V} \\ &\text{Choose} \quad R_4 = 20 k\Omega \\ G_{min} &= 1 + \frac{20 k\Omega}{R_3} = 5\frac{V}{V} \\ R_3 &= \frac{R_4}{5-1} = \frac{20 k\Omega}{4} = 5 k\Omega \rightarrow R_3 = 5 \text{ . } 1 k\Omega \quad \text{(Standard Value)} \end{split}$$

3. Select  $R_1$  and  $R_2$ . Ensure that  $R_1/R_2$  and  $R_3/R_4$  ratios are matched to set the gain applied to the reference voltage at 1V/V.

$$\begin{array}{l} \frac{V_{o\_ref}}{Vref} = (-\frac{R_3}{R_4}) \times (-\frac{R_2}{R_1}) = \frac{R_3 \times R_2}{R_4 \times R_1} = 1 \frac{V}{V} \\ \frac{R_2}{R_1} = \frac{R_4}{R_3} \to R_1 = R_3 = 5 \ . \ 1k\Omega \ \text{and} \ R_2 = R_4 = 20k\Omega \ \ \text{(Standad Value)} \end{array}$$


4. Select  $R_g$  to meet the desired maximum gain G = 10V/V.

$$\begin{split} G &= 1 + \frac{R_4}{R_3} + \frac{2R_2}{R_g} = 1 + \frac{20 \, k\Omega}{5.1 \, k\Omega} + \frac{2 \times 20 \, k\Omega}{R_g} = 10 \, \text{V} \, / \, \text{V} \\ R_g &= 8 \, k\Omega \rightarrow R_g = 7.87 \, k\Omega \quad (\text{Standard Value}) \end{split}$$




# **Design Simulations**

# **DC Simulation Results**



# **Transient Simulation Results**





## References:

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SBOMAU7
- 3. TI Precision Labs
- 4.  $V_{\text{CM}}$  vs.  $V_{\text{OUT}}$  plots for instrumentation amplifiers with two op amps
- 5. Common-mode Range Calculator for Instrumentation Amplifiers

# **Design Featured Op Amp**

TLV171			
V <sub>ss</sub>	4.5V to 36V		
V <sub>inCM</sub>	$(V_{ee}$ –0.1V) to $(V_{cc}$ –2V)		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	0.25mV		
I <sub>q</sub>	475µA		
I <sub>b</sub>	8pA		
UGBW	3MHz		
SR	1.5V/µs		
#Channels	1,2,4		
www.ti.com/product/tlv171			

# **Design Alternate Op Amp**

OPA172				
V <sub>ss</sub>	4.5V to 36V			
V <sub>inCM</sub>	$(V_{ee}$ –0.1V) to $(V_{cc}$ –2V)			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	0.2mV			
l <sub>q</sub>	1.6mA			
l <sub>b</sub>	8pA			
UGBW	10MHz			
SR	10V/µs			
#Channels	1,2,4			
www.ti.com/	/product/opa172			




# Three op amp instrumentation amplifier circuit

# **Design Goals**

Input V <sub>idif</sub>	<sub>f</sub> (V <sub>i2</sub> - V <sub>i1</sub> )	Common- mode Voltage	Output			Supply	
V <sub>i diff Min</sub>	V <sub>i diff Max</sub>	V <sub>cm</sub>	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	$V_{ee}$	$V_{ref}$
-0.5V	+0.5V	±7V	-5V	+5V	+15V	-15V	VO

#### **Design Description**

This design uses 3 op amps to build a discrete instrumentation amplifier. The circuit converts a differential signal to a single-ended output signal. Linear operation of an instrumentation amplifier depends upon linear operation of its building block: op amps. An op amp operates linearly when the input and output signals are within the device's input common-mode and output swing ranges, respectively. The supply voltages used to power the op amps define these ranges.



- 1. Use precision resistors to achieve high DC CMRR performance
- 2. R<sub>10</sub> sets the gain of the circuit.
- 3. Add an isolation resistor to the output stage to drive large capacitive loads.
- 4. High-value resistors can degrade the phase margin of the circuit and introduce additional noise in the circuit.
- 5. Linear operation is contingent upon the input common-mode and the output swing ranges of the discrete op amps used. The linear output swing ranges are specified under the A<sub>ol</sub> test conditions in the op amps datasheets.



1. Transfer function of this circuit:

$$\begin{split} V_o &= (V_{i2} - V_{i1}) * G + V_{ref} \\ \text{When } V_{ref} &= 0, \quad \text{the transfer function simplifies to the following equation:} \\ V_o &= (V_{i2} - V_{i1}) * G \\ \text{where } G &= \frac{R_4}{R_3} * 1 + \frac{2 \times R_5}{R_{10}} \end{split}$$

2. Select the feedback loop resistors R<sub>5</sub> and R<sub>6</sub>:

Choose 
$$R_5 = R_6 = 10 \text{ k}\Omega$$
 (Standard Value)

3. Select  $R_1$ ,  $R_2$ ,  $R_3$ ,  $R_4$ . To set the Vref gain at 1V/V and avoid degrading the instrumentation amplifier's CMRR, ratios of  $R_4/R_3$  and  $R_2/R_1$  must be equal.

Choose 
$$R_1 = R_2 = R_3 = R_4 = 10 \text{ k}\Omega$$
 (Standard Value)

4. Calculate R<sub>10</sub> to meet the desired gain:


$$\begin{split} G &= \frac{R_4}{R_3} \times (1 + \frac{2^{\times}R_5}{R_{10}}) = 10 \, \frac{V}{V} \qquad \qquad ( ) \\ R_4 &= R_3 = 10 \, k\Omega \\ &\to G = \ 1 + \frac{2^{\times}10 \, k\Omega}{R_{10}} \, = 10 \frac{V}{V} \to \ 1 + \frac{20k\Omega}{R_{10}} \, = 10 \frac{V}{V} \\ &\frac{20 \, k\Omega}{R_{10}} = 9 \frac{V}{V} \to R_{10} = \frac{20k\Omega}{9} = 2222.2 \, \Omega \to R_{10} = 2.21 \, k\Omega \quad \text{(Standard Value)} \end{split}$$

5. To check the common-mode voltage range, download and install the program from reference [5]. Edit the INA\_Data.txt file in the installation directory by adding the code for a 3 op amp INA whose internal amplifiers have the common-mode range, output swing, and supply voltage range as defined by the amplifier of choice (TLV172 in this case). There is no V<sub>be</sub> shift in this design and the gain of the output stage difference amplifeir is 1 V/V. The default supply voltage and reference voltages are ±15 V and 0 V, respectively. Run the program and set the gain and reference voltage accordingly. The resulting V<sub>CM</sub> vs. V<sub>OUT</sub> plot approximates the linear operating region of the discrete INA.




# **Design Simulations**

# **DC Simulation Results**



# **Transient Simulation Results**





## References:

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SBOMAU8
- 3. TI Precision Labs
- 4. Instrumentation Amplifier  $V_{\text{CM}}$  vs.  $V_{\text{OUT}}$  Plots
- 5. Common-mode Range Calculator for Instrumentation Amplifiers

# **Design Featured Op Amp**

TLV171			
V <sub>ss</sub>	4.5V to 36V		
V <sub>inCM</sub>	(V−) − 0.1V < Vin < (V+) − 2V		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	0.25mV		
I <sub>q</sub>	475µA		
I <sub>b</sub>	8pA		
UGBW	3MHz		
SR	1.5V/µs		
#Channels	1,2,4		
www.ti.com/product/tlv171			

# **Design Alternate Op Amp**

	OPA172	OPA192	
V <sub>ss</sub>	4.5V to 36V	4.5V to 36V	
V <sub>inCM</sub>	(V–) – 0.1V < Vin < (V+) – 2V	V <sub>ee</sub> -0.1V to V <sub>cc</sub> +0.1V	
V <sub>out</sub>	Rail-to-rail	Rail-to-rail	
V <sub>os</sub>	0.2mV	±5µV	
I <sub>q</sub>	1.6mA	1mA/Ch	
I <sub>b</sub>	8pA	5pA	
UGBW	10MHz	10MHz	
SR	10V/µs	20V/µs	
#Channels	1,2,4	1, 2, 4	
	www.ti.com/product/op a172	www.ti.com/product/op a192	

SBOA275A-February 2018-Revised January 2019


# Integrator circuit

## **Design Goals**

Input		Out	tput	Supply		
f <sub>Min</sub>	f <sub>0dB</sub>	f <sub>Max</sub>	V <sub>oMin</sub>	V <sub>oMax</sub>	V <sub>cc</sub>	V <sub>ee</sub>
100Hz	1kHz	100kHz	-2.45V	2.45V	2.5V	-2.5V

#### **Design Description**

The integrator circuit outputs the integral of the input signal over a frequency range based on the circuit time constant and the bandwidth of the amplifier. The input signal is applied to the inverting input so the output is inverted relative to the polarity of the input signal. The ideal integrator circuit will saturate to the supply rails depending on the polarity of the input offset voltage and requires the addition of a feedback resistor, R<sub>2</sub>, to provide a stable DC operating point. The feedback resistor limits the lower frequency range over which the integration function is performed. This circuit is most commonly used as part of a larger feedback/servo loop which provides the DC feedback path, thus removing the requirement for a feedback resistor.



Copyright © 2018, Texas Instruments Incorporated

- 1. Use as large of a value as practical for the feedback resistor.
- 2. Select a CMOS op amp to minimize the errors from the input bias current.
- 3. The gain bandwidth product (GBP) of the amplifier will set the upper frequency range of the integrator function. The effectiveness of the integration function is usually reduced starting about one decade away from the amplifier bandwidth.
- 4. An adjustable reference needs to be connected to the non-inverting input of the op amp to cancel the input offset voltage or the large DC noise gain will cause the circuit to saturate. Op amps with very low offset voltage may not require this.



The ideal circuit transfer function is given below.

$$V_{out} = -\frac{1}{R_1 \times C_1} \int_0^t V_{in}(t) dt$$

1. Set R<sub>1</sub> to a standard value.

$$R_1 = 100k\Omega$$

2. Calculate C<sub>1</sub> to set the unity-gain integration frequency.

$$C_1 = \frac{1}{2 \times \pi \times R_1 \times f_{0dB}} = \frac{1}{2 \times \pi \times 100 k\Omega \times 1 \text{ kHz}} = 1.59 nF$$


3. Calculate R<sub>2</sub> to set the lower cutoff frequency a decade less than the minimum operating frequency.

$$R_2 \ge \frac{10}{2 \times \pi \times C_1 \times f_{Min}} \ge \frac{10}{2 \times \pi \times 1.59 nF \times 10 Hz} \ge 100 M\Omega$$

4. Select an amplifier with a gain bandwidth at least 10 times the desired maximum operating frequency.  $GBP \ge 10 \times f_{Max} \ge 10 \times 100 kHz \ge 1$  MHz

# **Design Simulations**


#### **AC Simulation Results**






#### **Transient Simulation Results**

A 1-kHz sine wave input yields a 1-kHz cosine output.




A 1-kHz triangle wave input yields a 1-kHz sine wave output.









www.ti.com

#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC496.

See TIPD191, www.ti.com/tool/tipd191.

# **Design Featured Op Amp**

TLV9002				
V <sub>cc</sub>	1.8V to 5.5V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	0.4mV			
I <sub>q</sub>	0.06mA			
I <sub>b</sub>	5pA			
UGBW	1MHz			
SR	2V/μs			
#Channels	1, 2, 4			
www.ti.com/product/tlv9002				

# **Design Alternate Op Amp**

OPA376				
V <sub>cc</sub>	2.2V to 5.5V			
V <sub>inCM</sub>	(V <sub>ee</sub> -0.1V) to (V <sub>cc</sub> -1.3V)			
$V_{\text{out}}$	Rail-to-rail			
V <sub>os</sub>	0.005mV			
I <sub>q</sub>	0.76mA			
I <sub>b</sub>	0.2pA			
UGBW	5.5MHz			
SR	2V/μs			
#Channels	1, 2, 4			
www.ti.com/product/opa376				

Revision	Date	Change
А	January 2019	Downscale the title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page.




# Differentiator circuit

#### **Design Goals**

Input		Out	put		Supply	
f <sub>Min</sub>	f <sub>Min</sub> f <sub>Max</sub>		$V_{oMin}$ $V_{oMax}$		V <sub>ee</sub>	V <sub>ref</sub>
100Hz	5kHz	0.1V	4.9V	5V	0V	2.5V

#### **Design Description**

The differentiator circuit outputs the derivative of the input signal over a frequency range based on the circuit time constant and the bandwidth of the amplifier. The input signal is applied to the inverting input so the output is inverted relative to the polarity of the input signal. The ideal differentiator circuit is fundamentally unstable and requires the addition of an input resistor, a feedback capacitor, or both, to be stable. The components required for stability limit the bandwidth over which the differentiator function is performed.



- 1. Select a large resistance for R<sub>2</sub> to keep the value of C<sub>1</sub> reasonable.
- 2. A capacitor can be added in parallel with R2 to filter the high-frequency noise of the circuit. The capacitor will limit the effectiveness of the differentiator function starting about half a decade (approximately 3.5 times) away from the filter cutoff frequency.
- 3. A reference voltage can be applied to the non-inverting input to set the DC output voltage which allows the circuit to work single-supply. The reference voltage can be derived from a voltage divider.
- 4. Operate within the linear output voltage swing (see AoI specification) to minimize non-linearity errors.



The ideal circuit transfer function is given below.

Vout = 
$$-R_2 \times C_1 \times \frac{dV_{in}(t)}{dt}$$

1. Set R<sub>2</sub> to a large standard value.

$$R_2 = 499k\Omega$$

2. Set the minimum differentiation frequency at least half a decade below the minimum operating frequency.

$$C_1 \ge \frac{3.5}{2 \times \pi \times R_2 \times f_{min}} \ge \frac{3.5}{2 \times \pi \times 499 k\Omega \times 100 Hz} \ge 11.1$$
 nF ≈ 15nF (Standard Value)

3. Set the upper cutoff frequency at least half a decade above the maximum operating frequency.

$$R_1 \leq \frac{1}{3.5 \times 2 \times \pi \times C_1 \times f_{\text{Max}}} \leq \frac{1}{7 \times \pi \times 15 \text{nF} \times 2.5 \text{kHz}} \leq 1 \cdot 2 \text{k}\Omega \approx 1 \quad \text{k}\Omega \quad (Standard \quad Value)$$

4. Calculate the necessary op amp gain bandwidth product (GBP) for the circuit to be stable.

$$\text{GBP} > \tfrac{R_1 + R_2}{2 \times \pi \times R_1^2 \times C_1} > \tfrac{499 k \Omega + 1}{2 \times \pi \times 1} \tfrac{k\Omega}{k\Omega^2 \times 15 nF} > 5 \text{ . 3MHz}$$

- The bandwidth of the TLV9061 is 10MHz, therefore this requirement is met.
- 5. If a feedback capacitor, C<sub>F</sub> , is added in parallel with R<sub>2</sub>, the equation to calculate the cutoff frequency follows.

$$f_c = \frac{1}{2 \times \pi \times R_2 \times C_F}$$

6. Calculate the resistor divider values for a 2.5-V reference voltage.


$$R_3 = \frac{V_{cc} - V_{ref}}{V_{ref}} \times R_4 = \frac{5V - 2.5V}{2.5V} \times R_4 = R_4$$

$$R_3 = R_4 = 100 k\Omega \ \ (Standard \ \ Values)$$




# **Design Simulations**

# **AC Simulation Results**





#### **Transient Simulation Results**

A 2.5-kHz sine wave input yields a 2.5-kHz cosine output.










# A 100-Hz triangle wave input yields a square wave output.



www.ti.com

# **Design Featured Op Amp**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library. See circuit SPICE simulation file SBOC497.

TLV9061				
V <sub>cc</sub>	1.8V to 5.5V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	0.3mV			
I <sub>q</sub>	0.538mA			
I <sub>b</sub>	0.5pA			
UGBW	10MHz			
SR	6.5V/µs			
#Channels	1, 2, 4			
www.ti.com/product/tlv9061				

# **Design Alternate Op Amp**

OPA374				
V <sub>cc</sub>	2.3V to 5V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	1mV			
I <sub>q</sub>	0.585mA			
I <sub>b</sub>	0.5pA			
UGBW	6.5MHz			
SR	0.4V/µs			
#Channels	1, 2, 4			
www.ti.com/product/opa374				

Revision	Date	Change	
А	January 2019	Downscale the title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page.	




# Transimpedance amplifier circuit

#### **Design Goals**

Input		Out	put	BW	Sup	oply
I <sub>iMin</sub>	I <sub>iMax</sub>	$V_{oMin}$	$V_{oMax}$	f <sub>p</sub>	V <sub>cc</sub>	V <sub>ee</sub>
0A	50µA	0V	5V	10kHz	15V	-15V

#### **Design Description**

The transimpedance op amp circuit configuration converts an input current source into an output voltage. The current to voltage gain is based on the feedback resistance. The circuit is able to maintain a constant voltage bias across the input source as the input current changes which benefits many sensors.



Copyright © 2018, Texas Instruments Incorporated

- 1. Use a JFET or CMOS input op amp with low bias current to reduce DC errors.
- 2. A bias voltage can be added to the non-inverting input to set the output voltage for 0-A input currents.
- 3. Operate within the linear output voltage swing (see A<sub>ol</sub> specification) to minimize non-linearity errors.



1. Select the gain resistor.

$$R_1 = \frac{V_{oMax} - V_{oMin}}{I_{iMax}} = \frac{5V - 0V}{50\mu A} = 100k\Omega$$

2. Select the feedback capacitor to meet the circuit bandwidth.

$$C_1 \le \frac{1}{2 \times \pi \times R_1 \times f_p}$$

$$C_1 \le \frac{1}{2 \times \pi \times 100 \text{k}\Omega \times 10 \text{kHz}} \le 159 \text{pF} \approx 150 \text{pF} \text{ (Standard Value)}$$

3. Calculate the necessary op amp gain bandwidth (GBW) for the circuit to be stable.

$$GBW > \frac{C_i + C_1}{2 \times \pi \times R_1 \times C_1^{-2}} > \frac{6pF + 150pF}{2 \times \pi \times 100k\Omega \times (150pF)^2} > 11.03kHz$$


where 
$$C_i = C_s + C_d + C_{cm} = 0pF + 3pF + 3pF = 6pF$$
 given

- C<sub>s</sub>: Input source capacitance
- C<sub>d</sub>: Differential input capacitance of the amplifier
- C<sub>cm</sub>: Common-mode input capacitance of the inverting input




# **Design Simulations**

# **DC Simulation Results**



# **AC Simulation Results**





#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC501.

See TIPD176, www.ti.com/tool/tipd176.

# **Design Featured Op Amp**

OPA170				
V <sub>cc</sub>	2.7V to 36V			
V <sub>inCM</sub>	$(V_{ee}$ –0.1V) to $(V_{cc}$ –2V)			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	0.25mV			
I <sub>q</sub>	0.11mA			
I <sub>b</sub>	8pA			
UGBW	1.2MHz			
SR	0.4V/µs			
#Channels	1, 2, 4			
www.ti.com/product/opa170				

# **Design Alternate Op Amp**

OPA1671				
V <sub>cc</sub>	1.7V to 5.5V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	$(V_{ee}$ +10mV) to $(V_{cc}$ -10mV) @ 275 $\mu$ A			
V <sub>os</sub>	250µV			
I <sub>q</sub>	940µA			
I <sub>b</sub>	1pA			
UGBW	12MHz			
SR	5V/μs			
#Channels	1			
www.ti.com/product/opa1671				

Revision	Date	Change	
Α	January 2019	Downscale the title and changed title role to 'Amplifiers'. Updated Design Alternate Op Amp table with OPA1671. Added link to circuit cookbook landing page.	


# Single-supply, low-side, unidirectional current-sensing solution with output swing to GND circuit

#### **Design Goals**

Input		Out	put		Supply	
l <sub>iMin</sub>	I <sub>iMax</sub>	V <sub>oMin</sub> V <sub>oMax</sub>		V <sub>cc</sub>	V <sub>ee</sub>	$V_{ref}$
0A	1A	0V	4.9V	5V	0V	0V

#### **Design Description**

This single-supply, low-side, current sensing solution accurately detects load current between 0A to 1A and converts it to a voltage between 0V to 4.9V. The input current range and output voltage range can be scaled as necessary and larger supplies can be used to accommodate larger swings. A negative charge pump (such as the LM7705) is used as the negative supply in this design to maintain linearity for output signals near 0V.



Copyright © 2018, Texas Instruments Incorporated

- 1. Use precision resistors to minimize gain error.
- 2. For light load accuracy, the negative supply should extend slightly below ground.
- 3. A capacitor placed in parallel with the feedback resistor will limit bandwidth and help reduce noise.



1. Determine the transfer function.

$$V_o = I_i \times R_1 \times (1 + \frac{R_3}{R_2})$$

2. Define the full-scale shunt voltage and shunt resistance.

$$V_{iMax} = 100 mV at I_{iMax} = 1A$$

$$R_1 = rac{V_{iMax}}{I_{iMax}} = rac{100mV}{1~A} = 100m\Omega$$

3. Select gain resistors to set the output range.

$$V_{iMax}\!=100mV$$
 and  $V_{oMax}\!=4$  .  $9V$ 

$$Gain = \frac{V_{oMax}}{V_{iMax}} = \frac{4.9V}{100mV} = 49\frac{V}{V}$$


Gain = 
$$1 + \frac{R_3}{R_2} = 49\frac{V}{V}$$

- 4. Select a standard value for R<sub>2</sub> and R<sub>3</sub>.
  - $R_2 = 7$  .  $5k\Omega$  (0.05% Standard Value)
  - $R_3 = 48 \times R_2 = 360 k\Omega$  (0.05% Standard Value)




### **Design Simulations**

#### **DC Simulation Results**



#### **AC Simulation Results**





#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC499.

See TIPD129, www.ti.com/tool/tipd129.

# **Design Featured Op Amp**

OPA320		
V <sub>cc</sub>	1.8V to 5.5V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	40μV	
I <sub>q</sub>	1.5mA/Ch	
I <sub>b</sub>	0.2pA	
UGBW	10MHz	
SR	10V/µs	
#Channels	1, 2	
www.ti.com/product/opa320		

# **Design Alternate Op Amp**

TLV9002			
V <sub>cc</sub>	1.8V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
$V_{\text{out}}$	Rail-to-rail		
V <sub>os</sub>	400μV		
I <sub>q</sub>	60µA		
I <sub>b</sub>	5pA		
UGBW	1MHz		
SR	2V/μs		
#Channels	1, 2, 4		
www.ti.com/p	www.ti.com/product/tlv9002		

Revision	Date	Change
А	January 2019	Downscale the title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page.




# Single-supply, low-side, unidirectional current-sensing circuit

#### **Design Goals**

Inp	Input Output Supply		Output		Full-Scale Range Error	
I <sub>iMax</sub>	V <sub>iMax</sub>	V <sub>oMin</sub>	V <sub>oMax</sub>	V <sub>cc</sub>	V <sub>ee</sub>	FSR <sub>Error</sub>
1A	250mV	50mV	4.9V	5V	0V	0.2%

#### **Design Description**

This single–supply, low–side, current sensing solution accurately detects load current up to 1A and converts it to a voltage between 50mV and 4.9V. The input current range and output voltage range can be scaled as necessary and larger supplies can be used to accommodate larger swings.



- 1. Use the op amp linear output operating range, which is usually specified under the test conditions.
- 2. The common-mode voltage is equal to the input voltage.
- 3. Tolerance of the shunt resistor and feedback resistors will determine the gain error of the circuit.
- 4. Avoid placing capacitive loads directly on the output of the amplifier to minimize stability issues.
- 5. If trying to detect zero current with output swing to GND, a negative charge pump (such as LM7705) can be used as the negative supply in this design to maintain linearity for output signals near 0V. [5]
- 6. Using high–value resistors can degrade the phase margin of the circuit and introduce additional noise in the circuit.
- 7. The small–signal bandwidth of this circuit depends on the gain of the circuit and gain bandwidth product (GBP) of the amplifier.
- 8. Filtering can be accomplished by adding a capacitor in parallel with R<sub>3</sub>. Adding a capacitor in parallel with R<sub>3</sub> will also improve stability of the circuit if high–value resistors are used.
- 9. For more information on op amp linear operating region, stability, capacitive load drive, driving ADCs, and bandwidth please see the Design References section.



The transfer function for this circuit is given below.

$$V_0 = I_1 \times R_1 \times (1 + \frac{R_3}{R_2})$$

1. Define the full-scale shunt voltage and calculate the maximum shunt resistance.

$$\begin{split} &V_{\text{iMax}} = 250 \text{ mV} \quad \text{at} \quad I_{\text{iMax}} = 1 \text{ A} \\ &R_1 = \frac{V_{\text{iMax}}}{I_{\text{iMax}}} = \frac{250 \text{ mV}}{1 \text{ A}} = 250 \text{ m} \, \Omega \end{split}$$

2. Calculate the gain required for maximum linear output voltage.

$$V_{iMax} = 250 \text{ mV}$$
 and  $V_{oMax} = 4.9 \text{ V}$   $Gain = \frac{V_{oMax}}{V_{iMin}} = \frac{4.9 \text{ V}}{250 \text{ mV}} = 19.6 \frac{\text{V}}{\text{V}}$ 

3. Select standard values for R<sub>2</sub> and R<sub>3</sub>.

From Analog Engineer's calculator, use "Find Amplifier Gain" and get resistor values by inputting gain ratio of 19.6.

$$R_2 = 715 \Omega$$
 (0.1% Standard Value)

 $R_3 = 13.3 \text{ k}\Omega \text{ (0.1\% Standard Value)}$ 

4. Calculate minimum input current before hitting output swing-to-rail limit. I<sub>iMin</sub> represents the minimum accurately detectable input current.

$$\begin{split} &V_{oMin} = 50 \text{ mV}; \quad R_1 = 250 \text{ m} \, \Omega \\ &V_{iMin} = \frac{V_{oMin}}{Gain} = \frac{50 \text{ mV}}{19.6 \frac{V}{V}} = 2.55 \text{ mV} \\ &I_{iMin} = \frac{V_{iMin}}{R_1} = \frac{2.55 \text{ mV}}{250 \text{ m} \Omega} = 10.2 \text{ mA} \end{split}$$

5. Calculate Full scale range error and relative error. Vos is the typical offset voltage found in datasheet.

$$FSR_{error} = (\frac{V_{os}}{V_{Max} - V_{Min}}) \times 100 = (\frac{0.3 \text{ mV}}{247.45 \text{ mV}}) \times 100 = 0.121 \%$$

Relative Error at 
$$I_{iMax} = (\frac{V_{os}}{V_{iMax}}) \times 100 = (\frac{0.3 \text{ mV}}{250 \text{ mV}}) \times 100 = 0.12 \%$$

Relative Error at 
$$I_{iMin} = (\frac{V_{os}}{V_{iMin}}) \times 100 = (\frac{0.3 \text{ mV}}{2.5 \text{ mV}}) \times 100 = 12 \text{ }\%$$


6. To maintain sufficient phase margin, ensure that the zero created by the gain setting resistors and input capacitance of the device is greater than the bandwidth of the circuit

$$\begin{split} \frac{1}{2^{x}\pi^{x}(C_{cm}+C_{diff})^{x}(R_{2}\parallel R_{3})} &> \frac{GBP}{G} \\ \frac{1}{2^{x}\pi^{x}(3pF+3pF)x(\frac{715}{715}\frac{Ox13.3}{Ox1}\frac{KO}{33.6})} &> \frac{10}{19.6}\frac{MHz}{V} = 39.1 \text{ MHz} > 510 \text{ kHz} \end{split}$$




# **Design Simulations**

# **DC Simulation Results**



### **AC Simulation Results**





#### References:

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SBOC523
- 3. TI Precision Designs TIPD129, TIPD104
- 4. TI Precision Labs
- 5. Single-Supply, Low-Side, Unidirectional Current-Sensing Solution with Output Swing to GND Circuit

#### **Design Featured Op Amp**

TLV9061		
V <sub>ss</sub>	1.8V to 5.5V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	0.3mV	
I <sub>q</sub>	538µA	
I <sub>b</sub>	0.5pA	
UGBW	10MHz	
SR	6.5V/µs	
#Channels	1,2,4	
www.ti.com/product/tlv9061		

### **Design Alternate Op Amp**

OPA375		
V <sub>cc</sub>	2.25V to 5.5V	
V <sub>inCM</sub>	(V–) to ((V+)–1.2V)	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	0.15mV	
I <sub>q</sub>	890µA	
I <sub>b</sub>	10pA	
UGBW	10MHz	
SR	4.75V/µs	
#Channels	1	
www.ti.com/product/OPA375		

For battery operated or power conscious designs, outside of the original design goals described earlier, where lowering total system power is desired.

LPV821			
V <sub>cc</sub>	1.7V to 3.6V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	1.5µV		
I <sub>q</sub>	650nA/Ch		
I <sub>b</sub>	7pA		
UGBW	8kHz		
SR	3.3V/ms		
#Channels	1		
www.ti.com/pr	www.ti.com/product/LPV821		

#### SBOA223B-February 2018-Revised January 2019


# Low-side, bidirectional current sensing circuit

#### **Design Goals**

Inj	out	Out	tput		Supply	
I <sub>iMin</sub>	I <sub>iMax</sub>	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	$V_{ee}$	$V_{ref}$
-1A	1A	110mV	3.19V	3.3V	0V	1.65V

#### **Design Description**

This single-supply low-side, bidirectional current sensing solution can accurately detect load currents from -1A to 1A. The linear range of the output is from 110mV to 3.19V. Low-side current sensing keeps the common-mode voltage near ground, and is thus most useful in applications with large bus voltages.



- 1. To minimize errors, set  $R_3 = R_1$  and  $R_4 = R_2$ .
- 2. Use precision resistors for higher accuracy.
- 3. Set output range based on linear output swing (see A<sub>ol</sub> specification).
- 4. Low-side sensing should not be used in applications where the system load cannot withstand small ground disturbances or in applications that need to detect load shorts.



1. Determine the transfer equation given  $R_4 = R_2$  and  $R_1 = R_3$ .

$$\begin{split} V_{\text{o}} &= (I_{\text{i}} \times R_{\text{shunt}} \times \frac{R_{4}}{R_{3}}) + V_{\text{ref}} \\ V_{\text{ref}} &= V_{\text{cc}} \times (\frac{R_{6}}{R_{5} + R_{6}}) \end{split}$$

2. Determine the maximum shunt resistance.

$$R_{shunt} = rac{V_{shunt}}{I_{imax}} = rac{100mV}{1~A} = 100m\Omega$$

- 3. Set reference voltage.
  - a. Since the input current range is symmetric, the reference should be set to mid supply. Therefore, make  $R_5$  and  $R_6$  equal.

$$R_5 = R_6 = 10k\Omega$$

4. Set the difference amplifier gain based on the op amp output swing. The op amp output can swing from 100mV to 3.2V, given a 3.3-V supply.

$$Gain = \frac{V_{oMax} - V_{oMin}}{R_{shunt} \times (I_{iMax} - I_{iMin})} = \frac{3.2V - 100mV}{100m\Omega \times (1 \text{ A} - (-1 \text{ A}))} = 15.5 \frac{V}{V}$$

Gain = 
$$\frac{R_4}{R_3}$$
 = 15.5  $\frac{V}{V}$ 


Choose  $R_1 = R_3 = 1$  .  $3k\Omega$  (Standard Value)

$$R_2 = R_4 = 15 \ . \ 5\frac{V}{V} \times 1 \ . \ 3k\Omega = 20 \ .15 \ k\Omega \approx 20k\Omega$$
 (Standard Value)




# **Design Simulations**

# **DC Simulation Results**




# **Closed Loop AC Simulation Results**





#### **Transient Simulation Results**



www.ti.com

#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC500.

See TIPD175, www.ti.com/tipd175.

#### **Design Featured Op Amp**

OPA313		
V <sub>cc</sub>	1.8V to 5.5V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	500μV	
I <sub>q</sub>	50μA/Ch	
I <sub>b</sub>	0.2pA	
UGBW	1MHz	
SR	0.5V/µs	
#Channels	1, 2, 4	
www.ti.com/product/opa313		

#### **Design Alternate Op Amp**

	TLV9062	OPA376
V <sub>cc</sub>	1.8V to 5.5V	2.2V to 5.5V
V <sub>inCM</sub>	Rail-to-rail	Rail-to-rail
V <sub>out</sub>	Rail-to-rail	Rail-to-rail
V <sub>os</sub>	300μV	5µV
I <sub>q</sub>	538µA/Ch	760µA/Ch
I <sub>b</sub>	0.5pA	0.2pA
UGBW	10MHz	5.5MHz
SR	6.5V/µs	2V/μs
#Channels	1, 2, 4	1, 2, 4
	www.ti.com/product/tlv9062	www.ti.com/product/opa376

For battery-operated or power-conscious designs, outside of the original design goals described earlier, where lowering total system power is desired.

LPV821		
V <sub>cc</sub>	1.7V to 3.6V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	1.5µV	
I <sub>q</sub>	650nA/Ch	
I <sub>b</sub>	7pA	
UGBW	8KHz	
SR	3.3V/ms	
#Channels	1	
www.ti.com/product/lpv821		



www.ti.com

Revision	Date	Change
В	January 2019	Downscale the title. Added link to circuit cookbook landing page.
A	May 2018	Changed title role to 'Amplifiers'. Added SPICE simulation file link. Added LPV821 as a Design Alternate Op Amp for battery-operated or power-conscious designs.




# High-side, bidirectional current-sensing circuit with transient protection

#### **Design Goals**

Input		Out	tput	Supply			Standoff and Clamp Voltages		EFT Level
I <sub>inMin</sub>	I <sub>inMax</sub>	$V_{oMin}$	$V_{oMax}$	Vs	GND	$V_{ref}$	Vwm	Vc	Vpp
-40A	40A	100mV	4.9V	5V	0V	2.5V	36V	80V	2kV 8/20µs

#### **Design Description**

This high-side, bidirectional current sensing solution can accurately measure current in the range of -40A to 40A for a 36-V voltage bus. The linear voltage output is 100mV to 4.90V. This solution is also designed to survive IEC61000-4-4 level 4 EFT stress (Voc = 2kV; Isc = 40A;  $8/20\mu s$ ).



- 1. This solution is targeted toward high-side current sensing.
- 2. The sense resistor value is determined by minimum and maximum load currents, power dissipation and Current Shunt Amplifier (CSA) gain.
- 3. Bidirectional current sensing requires an output reference voltage (Vref). Device gain is achieved through internal precision matched resitor network.
- 4. The expected maximum and minimum output voltage must be within the device linear range.
- 5. The TVS diode must be selected based on bus voltage, the CSA common-mode voltage specification, and EFT pulse characteristics.



1. Determine the maximum output swing:

$$VswN = Vref - VoMin = 2.5V - 0.1V = 2.4V$$
  
 $VswP = VoMax - Vref = 4.9V - 2.5V = 2.4V$ 

2. Determine the maximum value of the sense resistor based on maximum load current, swing and device gain. In this example, a gain of 20 was chosen to illustrate the calculation, alternative gain versions may be selected as well:

Rshunt 
$$\leq \frac{\forall swp}{lin\_max \times Gain} = \frac{2.4 \forall}{40A \times 20} = 3m \Omega$$

3. Calculate the peak power rating of the sense resistor:

Pshunt = 
$$lin_max^2 \times Rshunt = 40A^2 \times 3m \Omega = 5W$$

4. Determine TVS standoff voltage and clamp voltage:

5. Select a TVS diode.

For example, SMBJ36A from Littelfuse™ satisfies the previous requirement, with peak pulse power of 600W (10/1000µs) and current of 10.4A.

6. Make sure the TVS diode satisfies the design requirement based on the TVS operating curve.

Peak pulse power at given excitation (8/20µs) is estimated to be around 3.5kW, which translates to peak pulse current:

$$Ipp = \frac{3.5kW}{600W} \times 10.4A = 60A$$


This is above the maximum excitation (short circuit) current of 40A. The select TVS effectively protects the circuit against the specified EFT strike.



#### www.ti.com


# **Design Simulations**

# **DC Transfer Characteristics**




#### **Transient Simulation Results**

The output is a scaled version of the input.





# **TVS Diode Transient Response Under EFT Excitation**



www.ti.com

#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

For more information on transient protection of the current sense amplifiers, see TIDA-00302 and the Current Sense Amplifier Training Videos.

# **Design Featured Current Sense Amplifier**

INA240A1					
V <sub>s</sub>	2.7V to 5.5V				
V <sub>CM</sub>	-4V to 80V				
V <sub>os</sub>	Rail-to-rail				
V <sub>os</sub>	5µV				
I <sub>B</sub>	80μΑ				
BW	400kHz				
Vos Drift	50nV/°C				
http://www.ti.com/product/INA240					

#### **Design Alternate**

INA282					
<b>V</b> <sub>s</sub> 2.7V to 18V					
V <sub>CM</sub>	-14V to 80V				
V <sub>os</sub>	20μV				
I <sub>B</sub>	25μΑ				
BW	10kHz				
Vos Drift 0.3μV/°C					
http://www.ti.com/product/INA193					

Revision	Date	Change
Α	February 2019	Changed VinMin and VinMax in the Design Goals table to IinMin and IinMax, respectively.




# High-side current-sensing circuit design

#### **Design Goals**

Inj	put	Ou	tput	Supply		
l <sub>iMin</sub> l <sub>iMax</sub>		$V_{oMin}$	V <sub>oMax</sub>	V <sub>cc</sub>	V <sub>ee</sub>	
50mA 1A		0.25V	5V	36V	0V	

#### **Design Description**

This single–supply, high–side, low–cost current sensing solution detects load current between 50mA and 1A and converters it to an output voltage from 0.25V to 5V. High–side sensing allows for the system to identify ground shorts and does not create a ground disturbance on the load.



- 1. DC common mode rejection ratio (CMRR) performance is dependent on the matching of the gain setting resistors, R<sub>2</sub>-R<sub>5</sub>.
- 2. Increasing the shunt resistor increases power dissipation.
- 3. Ensure that the common–mode voltage is within the linear input operating region of the amplifier. The common mode voltage is set by the resistor divider formed by R<sub>2</sub>, R<sub>3</sub>, and the bus voltage. Depending on the common–mode voltage determined by the resistor divider a rail–to–rail input (RRI) amplifier may not be required for this application.
- 4. An op amp that does not have a common-mode voltage range that extends to  $V_{cc}$  may be used in low–gain or an attenuating configuration.
- 5. A capacitor placed in parallel with the feedback resistor will limit bandwidth, improve stability, and help reduce noise.
- 6. Use the op amp in a linear output operating region. Linear output swing is usually specified under the A<sub>OL</sub> test conditions.



1. The full transfer function of the circuit is provided below.

$$\begin{aligned} V_o &= I_{\text{in}} \times R_1 \times \frac{R_5}{R_4} \\ &\text{Given} \quad R_2 = R_4 \quad \text{and} \quad R_3 = R_5 \end{aligned}$$

2. Calculate the maximum shunt resistance. Set the maximum voltage across the shunt to 100mV.

$$R_1 = rac{V_{iMax}}{I_{iMax}} = rac{100mV}{1A} = 100m\Omega$$

3. Calculate the gain to set the maximum output swing range. Gain = 
$$\frac{V_{oMax} - V_{oMin}}{(I_{iMax} - I_{iMin}) \times R_1} = \frac{5V - 0.25V}{(1A - 0.05A) \times 100 m\Omega} = 50 \frac{V}{V}$$

4. Calculate the gain setting resistors to set the gain calculated in step 3.

Choose 
$$R_2=R_4=1.01$$
k  $\Omega$  (Standard value)  $R_3=R_5=R_2 \times Gain=1.01$ k  $\Omega \times 50 \frac{V}{V}=50.5$ k  $\Omega$  (Standard value)

5. Calculate the common-mode voltage of the amplifier to ensure linear operation.

$$V_{cm} = V_{CC} \times \frac{R_3}{R_2 + R_3} = 36V \times \frac{50.5k}{1.01k + 50.5k} = 35.294 \text{ V}$$


6. The upper cutoff frequency (f<sub>H</sub>) is set by the non-inverting gain (noise gain) of the circuit and the gain bandwidth (GBW) of the op amp.

$$f_H = \frac{GBW}{Noise Gain} = \frac{10MHz}{51_V^{\vee}} = 196.1 \text{ kHz}$$




# **Design Simulations**

# **DC Simulation Results**



# **AC Simulation Results**





#### References:

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SBOMAV4
- 3. TI Precision Labs

# **Design Featured Op Amp**

OPA192					
V <sub>cc</sub>	4.5V to 36V				
V <sub>inCM</sub>	Rail-to-rail				
V <sub>out</sub>	Rail-to-rail				
V <sub>os</sub>	5µV				
l <sub>q</sub>	1mA				
I <sub>b</sub>	5pA				
UGBW	10MHz				
SR	20V/µs				
#Channels	1, 2, 4				
www.ti.com/product/OPA192					

# **Design Alternate Op Amp**

OPA2990					
V <sub>cc</sub>	2.7V to 40V				
V <sub>inCM</sub>	Rail-to-rail				
$V_{\mathrm{out}}$	Rail-to-rail				
V <sub>os</sub>	250µV				
I <sub>q</sub>	120µA				
l <sub>b</sub>	10pA				
UGBW	1.25MHz				
SR	5V/μs				
#Channels	2				
www.ti.com/product/OPA2990					

Revision	Date	Change
Α	February 2019	Downstyle title. Added Design Alternate Op Amp table.




# 3-decade, load-current sensing circuit

#### **Design Goals**

Input		Output		Supply		
I <sub>iMin</sub>	I <sub>iMax</sub>	V <sub>oMin</sub>	V <sub>oMax</sub>	V <sub>cc</sub>	V <sub>ee</sub>	V <sub>ref</sub>
10μΑ	10mA	100mV	4.9V	5.0V	0V	0V

#### **Design Description**

This single-supply, low-side, current-sensing solution accurately detects load current between  $10\mu A$  and 10mA. A unique yet simple gain switching network was implemented to accurately measure the three-decade load current range.



- 1. Use a maximum shunt resistance to minimize relative error at minimum load current.
- 2. Select 0.1% tolerance resistors for R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, and R<sub>4</sub> in order to achieve approximately 0.1% FSR gain error.
- 3. Use a switch with low on-resistance (R<sub>on</sub>) to minimize interaction with feedback resistances, preserving gain accuracy.
- 4. Minimize capacitance on INA326 gain setting pins.
- 5. Scale the linear output swing based on the gain error specification.



1. Define full-scale shunt resistance.

$$R_1 = \frac{V_{iMax}}{I_{iMax}} = \frac{250mV}{10mA} = 25\Omega$$

2. Select gain resistors to set output range.

$$\begin{split} G_{liMax} &= \frac{V_{oMax}}{V_{iMax}} = \frac{V_{oMax}}{R_1 \times l_{iMax}} = \frac{4.9 \text{V}}{25 \Omega \times 10 \text{mA}} = 19.6 \frac{\text{V}}{\text{V}} \\ G_{liMin} &= \frac{V_{oMin}}{V_{iMin}} = \frac{V_{oMin}}{R_1 \times l_{iMin}} = \frac{100 \text{mV}}{25 \Omega \times 10 \mu \text{A}} = 400 \frac{\text{V}}{\text{V}} \\ R_2 &= \frac{R_4 \times G_{liMin}}{2} = \frac{50 \text{k} \Omega \times 400 \frac{\text{V}}{\text{V}}}{2} = 10 \text{M} \Omega \\ R_2 &\parallel R_3 = \frac{R_4 \times G_{liMax}}{2} = \frac{50 \text{k} \Omega \times 19.6 \frac{\text{V}}{\text{V}}}{2} = 490 \text{k} \Omega \\ R_3 &= \frac{490 \text{k} \Omega \times R_2}{R_2 - 490 \text{k} \Omega} = 515.25 \text{k} \Omega \approx 511 \text{k} \Omega \text{ (Standard Value)} \end{split}$$

3. Select a capacitor for the output filter.

$$f_p = \frac{1}{2 \times \pi \times R_s \times C_4} = \frac{1}{2 \times \pi \times 100\Omega \times 1 \text{ uF}} = 1.59 \text{kHz}$$

4. Select a capacitor for gain and filtering network.


$$\begin{split} C_2 &= \frac{1}{2 \times \pi \times R_2 \times f_p} = \frac{1}{2 \times \pi \times 10M\Omega \times 1.59 \text{kHz}} = 10 \text{pF} \\ C_3 &= \frac{1}{2 \times \pi \times (R_2||R_3) \times f_p} - C_2 = \frac{1}{2 \times \pi \times (10M\Omega||511 \text{k}\Omega) \times 1.59 \text{kHz}} - 10 \text{pF} \end{split}$$

C<sub>3</sub> = 196pF ≈ 194pF (Standard Value)




# **Design Simulations**

# **DC Simulation Results**



## **AC Simulation Results**





# **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC498.

See TIPD104, www.ti.com/tool/tipd104.

# **Design Featured Op Amp**

INA326				
V <sub>ss</sub>	1.8V to 5.5V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	0.1mV			
I <sub>q</sub>	3.4mA			
I <sub>b</sub>	2nA			
UGBW	1kHz			
SR	Filter limited			
#Channels	1			
www.ti.com/product/ina326				

# **Revision History**

Revision	Date	Change	
Α	January 2019	Downscale the title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page.	




# High-voltage, high-side floating current sensing circuit using current output, current sense amplifier

Input		Out	put	Supply           V <sub>cm Min</sub> V <sub>cm Max</sub> V <sub>ee</sub>		
I <sub>load Min</sub>	I <sub>load Max</sub>	V <sub>out Min</sub>	V <sub>out Max</sub>	V <sub>cm Min</sub>	V <sub>cm Max</sub>	V <sub>ee</sub>
0.5A	9.9A	250mV	4.95V	12V	400V	GND (0V)

#### **Design Description**

This cookbook is intended to demonstrate a method of designing an accurate current sensing solution for systems with high common mode voltages. The principle aspect of this design uses a unidirectional circuit to monitor a system with  $V_{cm}$  = 400V by floating the supplies of the device across a Zener diode from the supply bus ( $V_{cm}$ ). This cookbook is based on the High Voltage 12 V – 400 V DC Current Sense Reference Design.





#### **Design Notes**

- The Getting Started with Current Sense Amplifiers video series introduces implementation, error sources, and advanced topics for using current sense amplifiers.
- 2. This example is for high V<sub>CM</sub>, high-side, unidirectional, DC sensing.
- To minimize error, make the shunt voltage as large as the design will allow. For the INA138 device, keep V<sub>sense</sub> >> 15mV.
- 4. The relative error due to input offset increases as shunt voltage decreases, so use a current sense amplifier with low offset voltage. A precision resistor for R<sub>shunt</sub> is necessary because R<sub>shunt</sub> is a major source of error.
- 5. The INA138 is a current-output device, so voltages referenced to ground are achieved with a high voltage bipolar junction transistor (BJT).
  - Ensure the transistor chosen for Q1 can withstand the maximum voltage across the collector and emitter (for example, need 400V, but select > 450V for margin).
  - Multiple BJTs can be stacked and biased in series to achieve higher voltages
  - High beta of this transistor reduces gain error from current that leaks out of the base

#### **Design Steps**

- 1. Determine the operating load current and calculate R<sub>shunt</sub>:
  - Recommended  $V_{sense}$  is 100mV and maximum recommended is 500mV, so the following equation can be used to calculate  $R_{shunt}$  where  $V_{sense} \le 500$ mV:

$$R_{shunt} = \frac{V_{sense max}}{I_{load max}} \rightarrow \frac{0.5V}{10A} = 50m\Omega$$

- For more accurate and precise measurements over the operating temperature range, a current
  monitor with integrated shunt resistor can be used in some systems. The benefits of using these
  devices are explained in Getting Started with Current Sense Amplifiers, Session 16: Benefits of
  Integrated Precision Shunt Resistor.
- 2. Choose a Zener diode to create an appropriate voltage drop for the INA138 supply:
  - The Zener voltage of the diode should fall in the INA138 supply voltage range of 2.7V to 36V and needs to be larger than the maximum output voltage required.
  - The Zener diode voltage regulates the INA138 supply and protects from transients.
  - Data sheet parameters are defined for 12-V V<sub>in+</sub> to the GND pin so a 12-V Zener is chosen.
- 3. Determine the series resistance with the Zener diode:
  - This resistor (R3) is the main power consumer due to its voltage drop (up to 388V in this case). If R3 is too low, it will dissipate more power, but if it is too high R3 will not allow the Zener diode to avalanche properly. Since the data sheet specifies I<sub>Q</sub> for V<sub>S</sub> = 5V, estimate the max quiescent current of the INA138 device at V<sub>S</sub> = 12V to be 108µA and calculate R3 using the bias current of the Zener diode, 5mA, as shown:

$$R_3 = \frac{V_{CM} - V_{zener}}{I_{zener} \, + I_{INA138}} = \, \frac{400V - 12V}{5mA + 108\mu A} \, \approx \, 75.96 \mathrm{k}\Omega$$

standard value 
$$\rightarrow$$
 75k $\Omega$ 

• The power consumption of this resistor is calculated using the following equation:

Power<sub>R3</sub> = 
$$\frac{(V_{cm} - V_{Zener})^2}{R3} \rightarrow \frac{(400V - 12V)^2}{75k\Omega} \approx 2.007W$$



- 4. Calculate R<sub>out</sub> using the equation for output current in the INA138 data sheet.
  - This system is designed for 10V/V gain where V<sub>out</sub> = 1V if V<sub>sense</sub> = 100mV:


$$I_{\text{out INA138}} = 200 \frac{\mu A}{V} \times (V_{\text{sense max}}) \rightarrow 200 \frac{\mu A}{V} \times (0.5V) = 100 \mu A$$

$$R_{out} = \frac{V_{out max}}{I_{out INA138}} \rightarrow \frac{5V}{100\mu A} = 50k\Omega$$

#### **Design Simulations**

#### **DC Simulation Results**


The following graph shows a linear output response for load currents from 0.5A to 10A and  $12V \le V_{cm} \le 400V$ .  $I_{out}$  and  $V_{out}$  remain constant over a varying  $V_{cm}$  once the Zener diode is reverse biased.





## **Steady State Simulation Results**

The following image shows this system in DC steady state with a 2-A load current. The output voltage is 10x greater than the measured voltage across  $R_{shunt}$ .



www.ti.com



#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SGLC001.

## Getting Started with Current Sense Amplifiers video series:

https://training.ti.com/getting-started-current-sense-amplifiers

# **Abstract on Extending Voltage Range of Current Shunt Monitor:**

http://www.ti.com/lit/an/slla190/slla190.pdf

## High Voltage 12V - 400V DC Current Sense Reference Design:

http://www.ti.com/tool/TIDA-00332

# **Cookbook Design Files:**

http://proddms.itg.ti.com/stage/lit/sw/sglc001a/sglc001a.zip

#### **Current Sense Amplifiers on Tl.com:**

http://www.ti.com/amplifier-circuit/current-sense/products.html

#### For direct support from TI Engineers use the E2E community:

http://e2e.ti.com

#### **Design Featured Current Shunt Monitor**

INA138				
V <sub>ss</sub>	2.7V to 36V			
V <sub>in cm</sub>	2.7V to 36V			
V <sub>out</sub>	Up to (V+) - 0.8V			
V <sub>os</sub>	±0.2mV to ±1mV			
I <sub>q</sub>	25μA to 45 μA			
I <sub>b</sub>	2 μΑ			
UGBW	800kHz			
# of Channels	1			
http://www.ti.com/product/ina138				

#### **Design Alternate Current Shunt Monitor**

INA168				
$V_{ss}$	2.7V to 60V			
V <sub>in cm</sub>	2.7V to 60V			
V <sub>out</sub>	Up to (V+) - 0.8V			
V <sub>os</sub>	±0.2mV to ±1mV			
l <sub>q</sub>	25μA to 45 μA			
I <sub>b</sub>	2 μΑ			
UGBW	800kHz			
# of Channels	1			
http://www.ti.com/product/ina168				




# Low-drift, low-side, bidirectional current sensing circuit with integrated precision gain resistors

#### **Design Goals**

Input			Out	put Supply		upply
I <sub>inMin</sub> I <sub>inMax</sub> V <sub>cm</sub> V <sub>o</sub>		$V_{outMin}$	$V_{\text{outMax}}$	$V_s$	$V_{ref}$	
-4A	4A	12.5V	0.5V	4.5V	5V	2.5V

#### **Design Description**

The low-side bidirectional current-shunt monitor solution illustrated in the following image can accurately measure currents from –4A to 4A, and the design parameters can easily be changed for different current measurement ranges. Current-shunt monitors from the INA21x family have integrated precision gain resistors and a zero-drift architecture that enables current sensing with maximum drops across the shunt as low as 10mV full-scale.



#### **Design Notes**

- To avoid additional error, use R<sub>1</sub> = R<sub>2</sub> and keep the resistance as small as possible (no more than 10Ω, as stated in INA21x Voltage Output, Low- or High-Side Measurement, Bidirectional, Zero-Drift Series, Current-Shunt Monitors)
- Low-side sensing should not be used in applications where the system load cannot withstand small ground disturbances or in applications that need to detect load shorts.
- The Getting Started with Current Sense Amplifiers video series introduces implementation, error sources, and advanced topics that are good to know when using current sense amplifiers.



1. Determine V<sub>ref</sub> based on the desired current range:

With a current range of -4A to 4A, then half of the range is below 0V, so set:

$$V_{ref} = \frac{1}{2}V_s = \frac{5}{2} = 2.5V$$

2. Determine the desired shunt resistance based on the maximum current and maximum output voltage:

To not exceed the swing-to-rail and to allow for some margin, use  $V_{\text{outMax}} = 4.5V$ . This, combined with maximum current of 4A and the  $V_{\text{ref}}$  calculated in step 1, can be used to determine the shunt resistance using the equation:

$$R_1 = rac{V_{outMax} - V_{ref}}{Gain \times I_{loadMax}} = rac{4.5 - 2.5}{100 \times 4} = 5m\Omega$$

3. Confirm V<sub>out</sub> will be within the desired range:

At the maximum current of 4A, with Gain = 100V/V,  $R_1 = 5m\Omega$ , and  $V_{ref} = 2.5V$ :

$$V_{out} = I_{load} \times Gain \times R_1 + V_{ref} = 4 \times 100 \times 0.005 + 2.5 = 4.5V$$

At the minimum current of 4A, with Gain = 100V/V,  $R_1 = 5m\Omega$ , and  $V_{ref} = 2.5V$ :

$$V_{out} = I_{load} \times Gain \times R_1 + V_{ref} = -4 \times 100 \times 0.005 + 2.5 = 0.5V$$

4. Filter cap selection:

To filter the input signal at 1kHz, using  $R_1 = R_2 = 10\Omega$ :

$$C_1 = \frac{1}{2\pi (R_1 + R_2)F_{-3dB}} = \frac{1}{2\pi (10 + 10)1000} = 7 \cdot 958 \times 10^{-6} \approx 8 \mu F$$


For more information on signal filtering and the associated gain error, see INA21x Voltage Output, Low- or High-Side Measurement, Bidirectional, Zero-Drift Series, Current-Shunt Monitors.



# **Design Simulations**


## **DC Analysis Simulation Results**

The following plot shows the simulated output voltage  $V_{out}$  for the given input current  $I_{in}$ .



# **AC Analysis Simulation Results**


The following plot shows the simulated gain vs frequency, as designed for in the design steps.





# **Transient Analysis Simulation Results**

The following plot shows the simulated delay and settling time of the output  $V_{out}$  for a step response in  $I_{in}$  from -4A to 4A.





#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

Circuit SPICE simulation File: http://proddms.itg.ti.com/fnview/sboc518

Getting Started with Current Sense Amplifiers video series: https://training.ti.com/getting-started-current-sense-amplifiers

Current Sense Amplifiers on Tl.com: http://www.ti.com/amplifier-circuit/current-sense/products.html

For direct support from TI Engineers use the E2E community: http://e2e.ti.com

## **Design Featured Current Sense Amplifier**

INA214C				
<b>V</b> <sub>s</sub> 2.7V to 26V				
V <sub>cm</sub>	GND-0.1V to 26V			
V <sub>out</sub>	GND-0.3V to V <sub>s</sub> +0.3V			
V <sub>os</sub>	±1µV typical			
I <sub>q</sub>	65µA typical			
I <sub>b</sub> 28μA typical				
http://www.ti.com/product/INA214				

# **Design Alternate Current Sense Amplifiers**

INA199C				
V <sub>s</sub>	2.7V to 26V			
V <sub>cm</sub>	GND-0.1V to 26V			
V <sub>out</sub>	GND-0.3V to V <sub>s</sub> +0.3V			
V <sub>os</sub>	±5µV typical			
I <sub>q</sub>	65µA typical			
I <sub>b</sub> 28μA typical				
http://www.ti.com/product/INA199				

INA181				
<b>V</b> <sub>s</sub> 2.7V to 5.5V				
V <sub>cm</sub>	GND-0.2V to 26V			
V <sub>out</sub>	GND-0.3V to V <sub>s</sub> +0.3V			
V <sub>os</sub>	±100μV typical			
I <sub>q</sub>	65µA typical			
I <sub>b</sub> 195μA typical				
http://www.ti.com/product/INA181				




# Overcurrent event detection circuit

#### **Design Goals**

Input		Overcurrent	Conditions	Out	Output Supply		
I <sub>load Min</sub>	I <sub>load Max</sub>	I <sub>OC_TH</sub>	I <sub>Release_TH</sub>	$V_{out\_OC}$	V <sub>out_release</sub>	Vs	$V_{REF}$
1.5A	40A	35A	32A	2.8V	2.61V	3.3V	2.8V

#### **Design Description**

This is a unidirectional current sensing solution generally referred to as overcurrent protection (OCP) that can provide an overcurrent alert signal to shut off a system for a threshold current and re-engage the system once the output drops below a desired voltage ( $V_{out\_release}$ ) lower than the overcurrent output threshold voltage ( $V_{out\_OC}$ ). In this particular setup, the sensing range is from 1.5A to 40A, with the overcurrent threshold defined at 35A ( $I_{OC\_TH}$ ). The system re-asserts the ALERT to high once the current has dropped below 32A ( $I_{Release\_TH}$ ). The current shunt monitor is powered from a 3.3-V supply rail. OCP can be applied to both high-side and low-side topologies. The solution presented in this article is a high-side implementation.



# **Design Notes**

- 1. Use low-tolerance, high-precision resistors if using a voltage divider for CMPREF and consider buffering the voltage. Otherwise consider using a low-dropout regulator (LDO), reference or buffered reference voltage circuit to supply the CMPREF.
- 2. Use decoupling capacitors to ensure the device supply is stable, such as C1. Also place the decoupling capacitor as close to the device supply pin as possible.



1. Calculate the  $R_{\text{shunt}}$  value given 20V/V gain. Use the nearest standard value shunt, preferably lower than the calculated shunt to avoid railing the output prematurely .

$$R_{shunt} = \frac{V_{out max}}{gain \times I_{max}} = \frac{V_S - 0.02V}{gain \times I_{max}} = \frac{3.3V - 0.02V}{20V/V \times 40A} = 0.0041\Omega$$

 $R_{standard shunt} = 4m\Omega \text{ (standard 1% value)}$ 

2. Determine the voltage at the current shunt monitor output for the overcurrent threshold.

$$V_{out\_35A} = I_{OC\_TH} \times R_{standard\ shunt} \times gain = 35A \times 4m\Omega \times 20V/V = 2.8V$$

3. Choose a standard resistor value for  $R_1$  and solve for  $R_2$ .

A resistor with kilo-ohm resistance or higher is desired to minimize power loss. Through calculation,  $33.2k\Omega$  and  $5.9k\Omega$  were chosen for resistances R<sub>1</sub>and R<sub>2</sub>.

$$R_2 = \left(\frac{V_S}{V_{\text{out\_35A}}} - 1\right) \times R_1 = \left(\frac{3.3V}{2.8V} - 1\right) \times 33.2k\Omega = 5.9k\Omega$$

4. Calculate the resistance (R<sub>Hvst</sub>) required for the proper hysteresis.

$$R_{Hyst} = \frac{V_{out\_35A} - (I_{Release\_TH} \times R_{standard\ shunt} \times gain + V_{Hyst\_def})}{I_{Hyst}}$$

$$R_{Hyst} = \frac{2.8V - (32A \times 4m\Omega \times 20V/V + 50mV)}{4\mu A} = 47.5k\Omega$$


www.ti.com

#### **Design Simulations**

#### **Transient Simulation Results**

Considering error,  $V_{out\_OC}$  is expected to be approximately 2.8V, while  $V_{out\_release}$  is expected to be approximately 2.61V.

#### **High-Side OCP Simulation Results**



The device exhibits an active low on the Alert pin when the load reaches 35A and re-asserts Alert to high when the load drops below 32A. If the user zooms in and looks at the VOUT voltage, and accounts for an expected propagation delay of  $0.4\mu s$ , the device output is 2.69V at  $I_{OC\_TH}$ , which only has an error of 0.39% with respect to the ideal output of 2.8V. At  $I_{release\_TH}$ , the alert re-asserts to high when the output dropped to 2.58V, which only has an error of 1.15% with respect to the ideal output of 2.61V.



#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

## **Key files for Overcurrent Protection Circuit:**

Source files for this design: High-Side OCP Tina Model Low-Side OCP Tina Model

## Getting Started with Current Sense Amplifiers video series:

https://training.ti.com/getting-started-current-sense-amplifiers

# **Design Featured Current Sense Amplifier**

INA381				
V <sub>s</sub>	2.7V to 5.5V			
V <sub>CM</sub>	GND-0.3V to 26V			
$V_{OUT}$ GND+5 $\mu$ V to $V_{S}$ -0.02V				
V <sub>os</sub>	±100 typical			
I <sub>q</sub> 250μA typical				
I <sub>B</sub> 80μA typical				
http://www.ti.com/product/INA381				

# **Design Alternate Current Sense Monitor**

	INA301	INA302	INA303
V <sub>S</sub>	2.7V to 5.5V	2.7V to 5.5V	2.7V to 5.5V
V <sub>CM</sub>	GND-0.3V to 40V	-0.1V to 36V	-0.1V to 36V
V <sub>OUT</sub>	GND+0.02 to V <sub>S</sub> -0.05V	GND+0.015 to V <sub>S</sub> -0.05V	GND+0.015 to V <sub>S</sub> -0.05V
Vos	Gain Dependent	Gain Dependent	Gain Dependent
I <sub>q</sub>	500μA typical	850μA typical	850μA typical
I <sub>B</sub>	120μA typical	115μA typical	115μA typical
Comparator	Single Comparators	Dual Comparators	Window Comparators
	http://www.ti.com/product /INA301	http://www.ti.com/product /INA302	http://www.ti.com/product /INA303




# PWM generator circuit

#### **Design Goals**

Input		Output		Supply		
V <sub>iMin</sub>	V <sub>iMax</sub>	V <sub>oMin</sub>	V <sub>oMax</sub>	V <sub>cc</sub>	V <sub>ee</sub>	V <sub>ref</sub>
-2.0V	2.0V	0V	5V	5V	0V	2.5V

#### **Design Description**

This circuit utilizes a triangle wave generator and comparator to generate a 500 kHz pulse-width-modulated (PWM) waveform with a duty cycle that is inversely proportional to the input voltage. An op amp and comparator ( $U_3$  and  $U_4$ ) generate a triangle waveform which is applied to the inverting input of a second comparator ( $U_2$ ). The input voltage is applied to the non-inverting input of  $U_2$ . By comparing the input waveform to the triangle wave, a PWM waveform is produced.  $U_2$  is placed in the feedback loop of an error amplifier ( $U_1$ ) to improve the accuracy and linearity of the output waveform.



#### **Design Notes**

- 1. Use a comparator with push-pull output and minimal propagation delay.
- 2. Use an op amp with sufficient slew rate, GBW, and voltage output swing.
- 3. Place the pole created by  $C_1$  below the switching frequency and well above the audio range.
- 4. V<sub>ref</sub> must be low impedance (for example, output of an op amp).



1. Set the error amplifier inverting signal gain.

$$\text{Gain}\!=\,-\,\tfrac{R_4}{R_3}\!=\,-\,1\tfrac{V}{V}$$

Select 
$$R_3 = R_4 = 10k\Omega$$

2. Determine  $R_1$  and  $R_2$  to divide  $V_{\text{ref}}$  to cancel the non-inverting gain.

$$V_{o\_dc} = (1 + \frac{R_4}{R_3})(\frac{R_2}{R_1 + R_2}) \times Vref$$

$$R_1\!=R_2\!=R_3\!=R_4\!=10k\Omega\text{, }V_{o\_dc}\!=2\text{ . }5V$$

3. The amplitude of  $V_{tri}$  must be chosen such that it is greater than the maximum amplitude of  $V_i$  (2.0V) to avoid 0% or 100% duty cycle in the PWM output signal. Select  $V_{tri}$  to be 2.1V. The amplitude of  $V_1$  = 2.5V.

$$V_{tri}$$
 (Amplitude) =  $\frac{R_5}{R_e}$  ×  $V_1$ (Amplitude)

Select  $R_6$  to be  $10k\Omega$ , then compute  $R_5$ 

$$R_5 = \frac{V_{trl}(Amplitude) \times R_6}{V_1~(Amplitude)} = 8$$
 .  $4k\Omega \approx 8$  .  $45k\Omega$  (Standard Value)

4. Set the oscillation frequency to 500kHz.

$$f_t = \frac{R_6}{4 \times R_7 \times R_5 \times C_3}$$

Set  $C_3 = 100 pF$ , then compute  $R_7$ 

$$R_7 = \frac{R_6}{4 \times f_1 \times R_5 \times C_3} = 5$$
 .  $92 k\Omega \approx 5$  .  $90 k\Omega$  (Standard Value)

5. Choose C<sub>1</sub> to limit amplifier bandwidth to below switching frequency.

$$f_p = \frac{1}{2 \times \pi \times R_4 \times C_1}$$

$$C_1\!=100pF\!\to f_p\!=159kHz$$


6. Select C<sub>2</sub> to filter noise from V<sub>ref</sub>.

$$f_{div} = rac{1}{2 imes \pi imes C_2 imes rac{R_1 imes R_2}{R_1 + R_2}} = 320 Hz$$




# **Design Simulations**

# **DC Simulation Results**



## **Transient Simulation Results**





# **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC502.

See TIPD108, www.ti.com/tool/tipd108

# **Design Featured Op Amp**

OPA2365				
V <sub>ss</sub>	2.2V to 5.5V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	100μV			
I <sub>q</sub>	4.6mA			
I <sub>b</sub>	2pA			
UGBW	50MHz			
SR	25V/µs			
#Channels	2			
www.ti.com/product/opa2365				

# **Design Comparator**

TLV3502				
V <sub>ss</sub>	2.2V to 5.5V			
V <sub>inCM</sub>	Rail-to-rail			
$V_{\mathrm{out}}$	Rail-to-rail			
V <sub>os</sub>	1mV			
I <sub>q</sub>	3.2mA			
I <sub>b</sub>	2pA			
UGBW	-			
SR	-			
#Channels	2			
www.ti.com/product/tlv3502				

# **Design Alternate Op Amp**

OPA2353			
V <sub>ss</sub>	2.7V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	3mV		
l <sub>q</sub>	5.2mA		
I <sub>b</sub>	0.5pA		
UGBW	44MHz		
SR	22V/µs		
#Channels	2		
www.ti.com/product/opa2353			

# **Revision History**

Revision	Date	Change	
А	January 2019	Downscale the title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page.	



SBOA246-January 2019


# Adjustable reference voltage circuit

#### **Design Goals**

Input	Output		Supply	
$V_{i}$	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	V <sub>ee</sub>
10V	-10V	10V	15V	-15V

#### **Design Description**

This circuit combines an inverting and non-inverting amplifier to make a reference voltage adjustable from the negative of the input voltage up to the input voltage. Gain can be added to increase the maximum negative reference level.



#### **Design Notes**

- 1. Observe the common-mode and output swing limitations of the op amp.
- 2. Mismatch in  $R_1$  and  $R_2$  results in a gain error. Selecting  $R_2 > R_1$  increases the maximum negative voltage, and selecting  $R_2 < R_1$  decreases the maximum negative voltage. In either case, the maximum positive voltage is always equal to the input voltage. This relationship is inverted if a negative input reference voltage is used.
- Select the potentiometer based on the desired resolution of the reference. Generally, the
  potentiometers can be set accurately to within one-eighth of a turn. For a 10-turn pot this means alpha
  (α) may be off by as much as 1.25%.



Alpha represents the potentiometer setting relative to ground. This is the fraction of the input voltage that will be applied to the non-inverting terminal of the op amp and amplified by the non-inverting gain.

P1 
$$\begin{cases} P1a \\ \alpha = \frac{P1b}{P1} \\ O P1b \end{cases}$$
 P1 = P1a + P1b


The transfer function of this circuit follows:

$$rac{V_o}{V_i} = \, - \, rac{R_2}{R_1} + \, lpha (\, 1 + rac{R_2}{R_1}\,)$$

- 1. If  $R_2=R_1=20k\Omega$ , then the equation for  $V_o$  simplifies as the following shows:  $V_o=(2\alpha-1)\times V_i$
- 2. If  $V_i$  = 10V and  $\alpha$  = 0.75, the value of  $V_o$  can be determined.  $V_o$  = (2 × 0 . 75 1) × 10 = 5V

## **Design Simulations**

#### **DC Simulation Results**



#### www.ti.com

#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See the TINA-TI™ circuit simulation file, SBOMAU2.

See TI Precision Labs - Op Amps.

# **Design Featured Op Amp**

OPA277				
V <sub>ss</sub>	4V to 36V			
V <sub>inCM</sub>	V <sub>ee</sub> +2V to V <sub>cc</sub> -2V			
V <sub>out</sub>	V <sub>ee</sub> +0.5V to V <sub>cc</sub> -1.2V			
V <sub>os</sub>	10μV			
I <sub>q</sub>	790μA/Ch			
I <sub>b</sub>	500pA			
UGBW	1MHz			
SR	0.8V/µs			
#Channels	1,2,4			
http://www.ti.com/product/opa277				

# **Design Alternate Op Amp**

OPA172			
V <sub>ss</sub>	4.5V to 36V		
V <sub>inCM</sub>	$V_{ee}$ –0.1V to $V_{cc}$ –2V		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	200μV		
I <sub>q</sub>	1.6mA/Ch		
I <sub>b</sub>	8pA		
UGBW	10MHz		
SR	10V/μs		
#Channels	1,2,4		
http://www.ti.com/product/opa172			




# Low-level voltage-to-current converter circuit

#### **Design Goals**

Input		Out	tput Supply		Load Resistance (R <sub>L</sub> )		
$V_{iMin}$	V <sub>iMax</sub>	I <sub>LMin</sub>	I <sub>LMax</sub>	V <sub>cc</sub>	V <sub>ee</sub>	R <sub>LMin</sub>	R <sub>LMax</sub>
0.49V	4.9V	1µA	10μΑ	5V	0V	0Ω	390kΩ

#### **Design Description**

This circuit delivers a precise low-level current,  $I_L$ , to a load,  $R_L$ . The design operates on a single 5-V supply and uses one precision low-drift op amp and one instrumentation amplifier. Simple modifications can change the range and accuracy of the voltage-to-current (V-I) converter.




#### **Design Notes**

- 1. Voltage compliance is dominated by op amp linear output swing (see data sheet A<sub>OL</sub> test conditions) and instrumentation amplifier linear output swing. See the Common-Mode Input Range Calculator for Instrumentation Amplifiers for more information.
- 2. Voltage compliance, along with  $R_{LMin}$ ,  $R_{LMax}$ , and  $R_{set}$  bound the  $I_L$  range.
- 3. Check op amp and instrumentation amplifier input common-mode voltage range.
- 4. Stability analysis must be done to choose R<sub>4</sub> and C<sub>1</sub> for stable operation.
- 5. Loop stability analysis to select R<sub>4</sub> and C<sub>1</sub> will be different for each design. The compensation shown is only valid for the resistive load ranges used in this design. Other types of loads, op amps, or instrumentation amplifiers, or both will require different compensation. See the **Design References** section for more op amp stability resources.



1. Select  $R_{\text{set}}$  and check  $I_{\text{LMin}}$  based on voltage compliance.

$$\begin{split} I_{LMax} &= \frac{V_{\text{OOPAMax}}}{R_{\text{set}} + R_{LMax}} \\ 10 \mu A &= \frac{4.9 \text{V}}{R_{\text{set}} + 390 \text{k}\Omega} \rightarrow R_{\text{set}} = 100 \text{k}\Omega \\ I_{LMin} &= \frac{V_{\text{OOPAMin}}}{R_{\text{set}} + R_{LMin}} \\ I_{LMin} &= \frac{0.1 \text{V}}{100 \text{k}\Omega + 0\Omega} = 1 \mu A \end{split}$$



2. Compute instrumentation amplifier gain, G.

$$\begin{split} &V_{setMin} = I_{LMin} \times R_{set} = 1 \mu A \times 100 k \Omega = 0.1 V \\ &V_{setMax} = I_{LMax} \times R_{set} = 10 \mu A \times 100 k \Omega = 1 V \\ &G = \frac{V_{IMax} - V_{IMin}}{V_{setMax} - V_{setMin}} \\ &G = \frac{4.9 V - 0.49 V}{1 V - 0.1 V} = 4.9 \end{split}$$

3. Choose  $R_1$  for INA326 instrumentation amplifier gain, G. Use data sheet recommended  $R_2$  = 200k $\Omega$  and  $C_2$  = 510pF.

$$\begin{aligned} G &= 2 \times (\frac{R_2}{R_1}) \\ R_1 &= \frac{2 \times R_2}{G} \\ R_1 &= (\frac{2 \times 200 k\Omega}{4.9}) = 81.6327 k\Omega \approx 81.6 k\Omega \end{aligned}$$

4. The final transfer function of the circuit follows:


$$\begin{split} I_L &= \frac{V_i}{G \times R_{set}} \\ I_L &= \frac{V_i}{4.9 \times 100 k\Omega} = \frac{V_i}{490 k\Omega} \\ V_i &= 0.49 V \rightarrow I_L = 1 \mu A \\ V_i &= 4.9 V \rightarrow I_L = 10 \mu A \end{split}$$



# **Design Simulations**

# **DC Simulation Results**

V <sub>i</sub>	R <sub>L</sub>	I <sub>L</sub>	V <sub>oOPA</sub>	V <sub>oOPA</sub> Compliance	V <sub>oINA</sub>	V <sub>oINA</sub> Compliance
0.49V	Ω0	0.999627µA	99.982723mV	100mV to 4.9V	490.013346mV	75mV to 4.925V
0.49V	390kΩ	0.999627µA	489.837228mV	100mV to 4.9V	490.013233mV	75mV to 4.925V
4.9V	0Ω	9.996034µA	999.623352mV	100mV to 4.9V	4.900016V	75mV to 4.925V
4.9V	390kΩ	9.996031µA	4.898075V	100mV to 4.9V	4.900015V	75mV to 4.925V





## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See the TINA-TI™ circuit simulation file, SBOMAT8.

See TIPD107, http://www.ti.com/tool/TIPD107.

See Solving Op Amp Stability Issues - E2E FAQ.

See TI Precision Labs - Op Amps.

# **Design Featured Op Amp**

OPA333				
V <sub>ss</sub>	1.8V to 5.5V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	2µV			
I <sub>q</sub>	17μA/Ch			
I <sub>b</sub>	70pA			
UGBW	350kHz			
SR	0.16V/µs			
#Channels	1,2			
http://www.ti.com/product/opa333				

## **Design Featured Instrumentation Amplifier**

INA326			
V <sub>ss</sub>	2.7V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	20μV		
I <sub>q</sub>	2.4mA		
I <sub>b</sub>	0.2nA		
UGBW	1kHz (set by 1kHz filter)		
SR	0.012V/µs (set by 1kHz filter)		
#Channels	1		
http://www.ti.com/product/INA326			




# AC coupled (HPF) inverting amplifier circuit

# **Design Goals**

Input		Output		Supply		
V <sub>iMin</sub>	V <sub>iMax</sub>	V <sub>oMin</sub>	V <sub>oMax</sub>	V <sub>cc</sub>	V <sub>ee</sub>	V <sub>ref</sub>
–240mV	240mV	0.1V	4.9V	5V	0V	5V

#### **Design Description**

This circuit amplifies an AC signal and shifts the output signal so that it is centered at half the power supply voltage. Note that the input signal has zero DC offset so it swings above and below ground. The key benefit of this circuit is that it accepts signals which swing below ground even though the amplifier does not have a negative power supply.



#### **Design Notes**

- 1. R<sub>1</sub> sets the AC input impedance. R<sub>4</sub> loads the op amp output.
- 2. Use low feedback resistances to reduce noise and minimize stability concerns.
- 3. Set the output range based on linear output swing (see A<sub>ol</sub> specification).
- 4. The cutoff frequency of the circuit is dependent on the gain bandwidth product (GBP) of the amplifier. Additional filtering can be accomplished by adding a capacitor in parallel to R<sub>4</sub>. Adding a capacitor in parallel with R<sub>4</sub> will also improve stability of the circuit if high-value resistors are used.



1. Select R<sub>1</sub> and R<sub>4</sub> to set the AC voltage gain.

$$R_1 = 1 k\Omega$$
 (Standard Value)

$$R_4 = R_1 \times |G_{ac}| = 1 \ k\Omega \times |-10\frac{V}{V}| = 10 k\Omega$$
 (Standard Value)

2. Select R<sub>2</sub> and R<sub>3</sub> to set the DC output voltage to 2.5V.

$$R_3 = 4$$
 .  $99k\Omega$  (Standard Value)

$$R_2\!=\!\frac{R_3\times V_{ref}}{V_{DC}}\!-R_3\!=\!\frac{4.99k\Omega\!\times\!5V}{2.5V}\!-4$$
 .  $99k\Omega\!=4$  .  $99k\Omega$ 

3. Choose a value for the lower cutoff frequency,  $f_I$ , then calculate  $C_1$ .

$$f_i = 16Hz$$

$$C_1=\frac{1}{2\times\pi\times R_1\times f_1}=\frac{1}{2\times\pi\times 1}\frac{1}{k\Omega\times 16Hz}=9$$
 .  $94\mu F\approx 10\mu F$  (Standard Value)

4. Choose a value for  $f_{div}$ , then calculate  $C_2$ .

$$f_{div} = 6.4Hz$$

$$R_{div}\!=\frac{R_2\!\times\!R_3}{R_2\!+\!R_3}\!=\frac{4.99k\Omega\!\times\!4.99k\Omega}{4.99k\Omega\!+\!4.99k\Omega}\!=2$$
 .  $495k\Omega$ 

$$C_2 = \frac{1}{2 \times \pi \times R_{div} \times f_{div}} = \frac{1}{2 \times \pi \times 2.495 kΩ \times 6.4 Hz} = 9$$
 . 96μF ≈ 10μF (Standard Value)

5. The upper cutoff frequency, f<sub>h</sub>, is set by the noise gain of this circuit and the gain bandwidth (GBW) of the device (LMV981).

$$GBW = 1.5MHz$$


$$G_{\text{noise}} = 1 + \frac{R_4}{R_1} = 1 + \frac{10k\Omega}{1 \ k\Omega} = 11\frac{V}{V}$$

$$f_h = \frac{GBW}{G_{\text{noise}}} = \frac{1.5 \text{MHz}}{11 \frac{\text{V}}{\text{V}}} = 136 \,.\, 3 \text{kHz}$$




# **Design Simulations**

# **AC Simulation Results**



## **Transient Simulation Results**





## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC504.

See TIPD185, www.ti.com/tool/tipd185.

# **Design Featured Op Amp**

LMV981			
V <sub>cc</sub>	1.8V to 5V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	1mV		
I <sub>q</sub>	116µA		
I <sub>b</sub>	14nA		
UGBW	1.5MHz		
<b>SR</b> 0.42V/μs			
#Channels	1, 2		
www.ti.com/product/lmv981-n			

# **Design Alternate Op Amp**

LMV771		
V <sub>cc</sub>	2.7V to 5V	
V <sub>inCM</sub>	V <sub>ee</sub> to (V <sub>cc</sub> -0.9V)	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	0.25mV	
I <sub>q</sub>	600µA	
I <sub>b</sub>	−0.23pA	
UGBW	3.5MHz	
SR	1.5V/µs	
#Channels	1, 2	
www.ti.com/product/lmv771		

## **Revision History**

Revision	Date	Change	
А	January 2019	Downscale the title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page.	

# AC coupled (HPF) non-inverting amplifier circuit


# **Design Goals**

Input		Output		Supply		
V <sub>iMin</sub>	V <sub>iMax</sub>	V <sub>oMin</sub>	V <sub>oMax</sub>	V <sub>cc</sub>	V <sub>ee</sub>	V <sub>ref</sub>
–240mV	240mV	0.1V	4.9V	5V	0V	5V

Lower Cutoff Freq. (f <sub>L</sub> )	Upper Cutoff Freq. (f <sub>H</sub> )	AC Gain (G <sub>ac</sub> )
16Hz	≥ 1MHz	10V/V

#### **Design Description**

This circuit amplifies an AC signal, and shifts the output signal so that it is centered at one-half the power supply voltage. Note that the input signal has zero DC offset so it swings above and below ground. The key benefit of this circuit is that it accepts signals which swing below ground even though the amplifier does not have a negative power supply.



# **Design Notes**

- 1. The voltage at V<sub>inp</sub> sets the input common-mode voltage.
- 2. R<sub>2</sub> and R<sub>3</sub> load the input signal for AC frequencies.
- 3. Use low feedback resistance for low noise.
- 4. Set the output range based on linear output swing (see A<sub>ol</sub> specification of op amp).
- 5. The circuit has two real poles that determine the high-pass filter -3dB frequency. Set them both to  $f_L/1.557$  to achieve –3dB at the lower cutoff frequency ( $f_L$ ).



1. Select  $R_1$  and  $R_4$  to set the AC voltage gain.

$$R_1 = 1 k\Omega$$
 (Standard Value)

$$R_4 = R_1 \times (G_{ac} - 1) = 1 \quad k\Omega \times (10\frac{V}{V} - 1) = 9k\Omega$$
 (Standard Value)

2. Select  $R_2$  and  $R_3$  to set the DC output voltage ( $V_{DC}$ ) to 2.5V, or mid-supply.

$$R_3 = 4$$
 .  $99k\Omega$  (Standard Value)

$$R_2\!=\!\frac{R_3\times V_{ref}}{V_{DC}}\!-R_3\!=\!\frac{4.99k\Omega\times 5V}{2.5V}\!-4$$
 .  $99k\Omega\!=4$  .  $99k\Omega$ 

3. Select C<sub>1</sub> based on f<sub>L</sub> and R<sub>1</sub>.

$$f_L = 16Hz$$

$$C_1 = \tfrac{1}{2\times \pi \times R_1 \times \left( -\frac{f_L}{1.577} \right)} = \tfrac{1}{2\times \pi \times 1} \tfrac{1}{k\Omega \times 10.3 Hz} = 15 \text{ . } 5\mu\text{F} \approx 15\mu\text{F (Standard Value)}$$

4. Select C<sub>2</sub> based on f<sub>L</sub>, R<sub>2</sub>, and R<sub>3</sub>.

$$R_{div}=\frac{R_2\times R_3}{R_2+R_3}=\frac{4.99k\Omega\times 4.99k\Omega}{4.99k\Omega+4.99k\Omega}=2$$
 .  $495k\Omega$ 

$$C_2 = \frac{1}{2 \times \pi \times R_{\text{div}} \times (\frac{1}{1.557})} = \frac{1}{2 \times \pi \times 2.495 \text{k}\Omega \times 10.3 \text{Hz}} = 6.4 \mu\text{F} \rightarrow 6.8 \mu\text{F}(StandardValue)$$


5. The upper cutoff frequency (f<sub>H</sub>) is set by the non-inverting gain of this circuit and the gain bandwidth (GBW) of the device (TLV9062).

$$f_H = \frac{GBW \, of \, TLV9062}{G_{ac}} = \frac{10MHz}{10 \frac{V}{V}} = 1 \quad MHz$$




# **Design Simulations**

# **AC Simulation Results**



# **Transient Simulation Results**





# **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC505.

See TIPD185, www.ti.com/tool/tipd185.

# **Design Featured Op Amp**

TLV9062		
<b>V</b> <sub>cc</sub> 1.8V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	300μV	
I <sub>q</sub>	538µA	
I <sub>b</sub>	0.5pA	
UGBW	10MHz	
<b>SR</b> 6.5V/μs		
#Channels	1, 2, 4	
www.ti.com/product/tlv9062		

# **Design Alternate Op Amp**

OPA192		
V <sub>cc</sub>	4.5V to 36V	
V <sub>inCM</sub>	Rail-to-rail	
$V_{\mathrm{out}}$	Rail-to-rail	
V <sub>os</sub>	5µV	
l <sub>q</sub>	1mA/Ch	
I <sub>b</sub>	5pA	
UGBW	10MHz	
SR	20V/µs	
#Channels	1, 2, 4	
www.ti.com/product/opa192		

## **Revision History**

Revision	Date	Change	
Α	January 2019	Downscale the title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page.	




# Band pass filtered inverting attenuator circuit

#### **Design Goals**

Input		Output		Supply		
$V_{iMin}$	$V_{iMax}$	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	V <sub>ee</sub>	$V_{ref}$
100mV <sub>pp</sub>	50V <sub>pp</sub>	1mV <sub>pp</sub>	500mV <sub>pp</sub>	15V	-15V	0V

#### **Design Description**

This tunable band-pass attenuator reduces signal level by -40dB over the frequency range from 10Hz to 100kHz. It also allows for independent control of the DC output level. For this design, the pole frequencies were selected outside the pass band to minimize attenuation within the specified bandwidth range.



- 1. If a DC voltage is applied to  $V_{\text{ref}}$  be sure to check common mode limitations.
- 2. Keep R<sub>3</sub> as small as possible to avoid loading issues while maintaining stability.
- 3. Keep the frequency of the second pole in the low-pass filter (fp3) at least twice the frequency of the first low-pass filter pole (f<sub>p2</sub>).



1. Set the passband gain.

Gain = 
$$-\frac{R_2}{R_1}$$
 =  $-0.01\frac{V}{V}$  (  $-40$ dB)

$$R_1 = 100k\Omega$$

$$R_2 = 0.01 \times R_1 = 1 k\Omega$$

2. Set high-pass filter pole frequency  $(f_{p1})$  below  $f_{l}$ .

$$f_{I} = 10 Hz, \, f_{p1} = 2.5 \; Hz$$

3. Set low-pass filter pole frequency ( $f_{p2}$  and  $f_{p3}$ ) above  $f_h$ .

$$f_h = 100kHz$$

$$f_{n2} = 150 kHz$$

$$f_{p3} \ge 2 \times f_{p2} = 300 \text{kHz}$$

$$f_{p3}\!=300kHz$$

4. Calculate  $C_1$  to set the location of  $f_{\text{p1}}$ .

$$C_1 = \tfrac{1}{2\pi \times R_1 \times f_{n1}} = \tfrac{1}{2\pi \times 100 k\Omega \times 2.5 Hz} = 0 \; .636 \; \mu F \approx 1 \quad \mu F \; (Standard \; Value)$$

- 5. Select components to set  $f_{p2}$  and  $f_{p3}$ .
  - $R_3 = 8$  .  $2\Omega$  (provides stability for cap loads up to 100nF)

$$C_2 = \frac{1}{2\pi \times (R_2 + R_3) \times f_{p2}} = \frac{1}{2\pi \times 1008.2\Omega \times 150 \text{kHz}}$$
  
= 1052pF ≈ 1200pF (Standard Value)


$$C_3 = \frac{1}{2\pi \times R_3 \times f_{n3}} = \frac{1}{2\pi \times 8.2\Omega \times 300 \text{kHz}} = 64$$
 .7 nF ≈ 68nF (Standard Value)




#### **DC Simulation Results**

The amplifier will pass DC voltages applied to the noninverting pin up to the common mode limitations of the op amp (±13V in this design)

#### **AC Simulation Results**



#### **Transient Simulation Results**





## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC503.

See TIPD118, www.ti.com/tool/tipd118.

## **Design Featured Op Amp**

OPA1612				
V <sub>ss</sub>	4.5V to 36V			
V <sub>inCM</sub>	V <sub>ee</sub> +2V to V <sub>cc</sub> -2V			
V <sub>out</sub>	$V_{ee}$ +0.2V to $V_{cc}$ -0.2V			
V <sub>os</sub>	100μV			
I <sub>q</sub>	3.6mA/Ch			
I <sub>b</sub>	60nA			
UGBW	40MHz			
SR	27V/µs			
#Channels	1, 2			
www.ti.com/product/opa1612				

## **Design Alternate Op Amp**

OPA172				
V <sub>ss</sub>	4.5V to 36V			
V <sub>inCM</sub>	V <sub>ee</sub> -100mV to V <sub>cc</sub> -2V			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	200μV			
I <sub>q</sub>	1.6mA/Ch			
I <sub>b</sub>	8pA			
UGBW	10MHz			
SR	10V/µs			
#Channels	1, 2, 4			
www.ti.com/product/opa172				

## **Revision History**

Revision	Date	Change
А	January 2019	Downscale the title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page.



# Fast-settling low-pass filter circuit


#### **Design Goals**

Input		Ou	tput	Supply	
V <sub>iMin</sub>	V <sub>iMax</sub>	V <sub>oMin</sub> V <sub>oMax</sub>		V <sub>cc</sub>	V <sub>ee</sub>
-12V	12V	-12V	12V	15V	-15V

Cutoff Frequency (f <sub>c</sub> )	Diode Threshold Voltage (V <sub>t</sub> )	
10kHz	20mV	

## **Design Description**

This low-pass filter topology offers a significant improvement in settling time over the conventional single-pole RC filter. This is achieved through the use of diodes  $D_1$  and  $D_2$ , that allow the filter capacitor to charge and discharge much faster when there is a large enough difference between the input and output voltages.



- 1. Observe the common-mode input limitations of the op amp.
- 2. Keeping C<sub>1</sub> small will ensure the op amp does not struggle to drive the capacitive load.
- 3. For the fastest settling time, use fast switching diodes.
- 4. The selected op amp should have sufficient output drive capability to charge C<sub>1</sub>. R<sub>3</sub> limits the maximum charge current.



1. Select standard values for  $R_1$  and  $C_1$  based on  $f_C = 10$ kHz.

$$R_1 = 10k\Omega$$

$$C_1 = \frac{1}{2\pi\times f_{\mathbb{C}}\times R_1} = \frac{1}{2\pi\times 10 \text{kHz}\times 10 \text{k}\Omega} = 1.6 \text{nF}$$

2. Set the diode threshold voltage (V<sub>t</sub>). This threshold is the minimum difference in voltage between the input and output that will result in diode conduction (fast capacitor charging and discharging).

$$V_t = rac{V_f}{1 + rac{R_2}{R_1}} pprox rac{0.6V}{1 + rac{R_2}{R_1}} = 20 \text{mV}$$

$$R_2 = (\frac{0.6V}{20mV} - 1) \times R_1 = 290k\Omega \approx 300k\Omega$$
 (standard 5% value)

3. Select components for noise pre-filtering.

$$f_{c2} = 10 \times f_c = 100 kHz$$

$$f_{c2} = \frac{1}{2\pi \times R_4 \times C_3}$$

Select 
$$R_4 = R_1 = 10k\Omega$$

$$C_3 = \frac{C_1}{10} = 160 pF$$

4. Add compensation components to stabilize U₁. R₃ limits the charge current into C₁ and also serves to isolate the capacitance from the op amp output when the diodes are conducting. Larger values will improve stability but increase C₁ charge time.


Select 
$$R_3 = 100\Omega$$

5.  $C_2$  provides local high frequency feedback to counteract the interaction between the input capacitance with the parallel combination of  $R_1$  and  $R_2$ . To prevent interaction with  $C_1$ , select  $C_2$  as the following shows:


Select 
$$C_2 = \frac{C_1}{50} = 32 \text{pF} \approx 33 \text{pF}$$
 (standard value)



## **AC Simulation Results**



#### **Transient Simulation Results**





#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See TINA-TI™ circuit simulation file, SBOMAU1.

For more information on many op amp topics including common-mode range, output swing, bandwidth, and how to drive an ADC, see TI Precision Labs.

## **Design Featured Op Amp**

OPA827				
V <sub>ss</sub>	8V to 36V			
V <sub>inCM</sub>	$V_{ee}$ +3V to $V_{cc}$ -3V			
V <sub>out</sub>	$V_{ee}$ +3V to $V_{cc}$ -3V			
V <sub>os</sub>	75µV			
I <sub>q</sub>	4.8mA			
I <sub>b</sub>	ЗрА			
UGBW	22MHz			
SR	28V/µs			
#Channels	1			
http://www.ti.com/product/opa827				

## **Design Alternate Op Amp**

TLC072				
$V_{ss}$	4.5V to 16V			
V <sub>inCM</sub>	$V_{ee}$ +0.5V to $V_{cc}$ -0.8V			
V <sub>out</sub>	$V_{ee}$ +350mV to $V_{cc}$ -1V			
V <sub>os</sub>	390µV			
I <sub>q</sub>	2.1mA/Ch			
I <sub>b</sub>	1.5pA			
UGBW	10MHz			
SR	16V/µs			
#Channels	1,2,4			
http://www.ti.com/product/tlc072				

SBOA293-December 2018


# Low-pass filtered, inverting amplifier circuit

#### **Design Goals**

Input		Output		BW	Supply	
$V_{iMin}$	$V_{iMax}$	$V_{oMin}$	$V_{oMax}$	f <sub>p</sub>	$V_{ee}$	V <sub>cc</sub>
-0.1V	0.1V	-2V	2V	2kHz	-2.5V	2.5V

#### **Design Description**

This tunable low–pass inverting amplifier circuit amplifies the signal level by 26dB or 20V/V.  $R_2$  and  $C_1$  set the cutoff frequency for this circuit. The frequency response of this circuit is the same as that of a passive RC filter, except that the output is amplified by the pass–band gain of the amplifier. Low–pass filters are often used in audio signal chains and are sometimes called bass–boost filters.



- 1. C<sub>1</sub> and R<sub>2</sub> set the low–pass filter cutoff frequency
- 2. The common-mode voltage is set by the non-inverting input of the op amp, which in this case is mid-supply.
- 3. Using high value resistors can degrade the phase margin of the circuit and introduce additional noise in the circuit.
- 4. R<sub>2</sub> and R<sub>1</sub> set the gain of the circuit.
- 5. The pole frequency f<sub>p</sub> of 2kHz is selected for an audio bass–boost application.
- 6. Avoid placing capacitive loads directly on the output of the amplifier to minimize stability issues.
- 7. Large signal performance may be limited by slew rate. Therefore, check the maximum output swing versus frequency plot in the data sheet to minimize slew–induced distortion.
- 8. For more information on op amp linear operation region, stability, slew-induced distortion, capacitive load drive, driving ADCs and bandwidth please see the design references section.



The DC transfer function of this circuit is given below.

$$V_{o} = V_{i} \times (-\frac{R_{2}}{R_{1}})$$

1. Pick resistor values for given passband gain.

$$\begin{aligned} \text{Gain} &= \ \frac{R_2}{R_1} = 20 \ \frac{\text{V}}{\text{V}} \ (26 \ \text{dB}) \\ \text{R}_1 &= 1 \ \text{k} \ \Omega \\ \text{R}_2 &= \text{Gain} \times (R_1) = 20 \ \frac{\text{V}}{\text{V}} \times 1 \ \text{k} \ \Omega = 20 \ \text{k} \ \Omega \end{aligned}$$

2. Select low–pass filter pole frequency  $f_{\mbox{\tiny p}}$ 

$$f_p = 2 \text{ kHz}$$

3. Calculate  $C_1$  using  $R_2$  to set the location of  $f_p$ .

$$\begin{array}{ll} f_p = \frac{1}{2\pi \times R_2 \times C_1} &= 2 \text{ kHz} \\ C_1 = \frac{1}{2\pi \times R_2 \times f_p} = \frac{1}{2\pi \times 20 \text{ k}\Omega \times 2 \text{ kHz}} = 3.98 \text{nF} \approx 3.9 \text{nF} & \text{(Standard Value)} \end{array}$$


4. Calculate the minimum slew rate required to minimize slew-induced distortion.

$$\begin{array}{c} V_p = \frac{SR}{2 \times \pi \times f} \rightarrow SR \ > \ 2 \times \pi \times f \times V_p \\ SR \ > 2 \times \pi \times 2 \text{ kHz} \times 2 \text{ V} = 0.25 \ \frac{V}{\mu s} \end{array}$$

5.  $SR_{TLV9002} = 2V/\mu s$ , therefore it meets this requirement




## **AC Simulation Results**




## **Transient Simulation Results**

A 100 Hz, 0.2  $V_{pp}$  sine wave yields a 4  $V_{pp}$  output sine wave.





# A 100 kHz, 0.2 $V_{pp}$ sine wave yields a 0.1 $V_{pp}$ output sine wave.



#### www.ti.com

#### References:

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SBOC523
- 3. TI Precision Designs TIPD185
- 4. TI Precision Labs

## **Design Featured Op Amp**

TLV9002				
V <sub>ss</sub>	1.8V to 5.5V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	0.4mV			
l <sub>q</sub>	60µA			
I <sub>b</sub>	5pA			
UGBW	1MHz			
SR	2V/µs			
#Channels	1,2,4			
www.ti.com/product/tlv9002				

## **Design Alternate Op Amp**

OPA375				
V <sub>ss</sub>	2.25V to 5.5V			
V <sub>inCM</sub>	V <sub>ee</sub> to V <sub>cc</sub> -1.2V			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	0.15mV			
l <sub>q</sub>	890µA			
I <sub>b</sub>	10pA			
UGBW	10MHz			
SR	4.75V/μs			
#Channels	1			
www.ti.com/product/opa375				




# Half-wave rectifier circuit

#### **Design Goals**

Input		Out	tput	Supply	
V <sub>iMin</sub>	V <sub>iMax</sub>	$V_{oMin}$ $V_{oMax}$		V <sub>cc</sub>	V <sub>ee</sub>
±0.2mV <sub>pp</sub>	±4V <sub>pp</sub>	0.1V <sub>p</sub>	2V <sub>p</sub>	2.5V	-2.5V

#### **Design Description**

The precision half-wave rectifier inverts and transfers only the negative-half input of a time varying input signal (preferably sinusoidal) to its output. By appropriately selecting the feedback resistor values, different gains can be achieved. Precision half-wave rectifiers are commonly used with other op amp circuits such as a peak-detector or bandwidth limited non-inverting amplifier to produce a DC output voltage. This configuration has been designed to work for sinusoidal input signals between  $0.2 \text{mV}_{pp}$  and  $4 \text{V}_{pp}$  at frequencies up to 50 kHz.



- 1. Select an op amp with a high slew rate. When the input signal changes polarities, the amplifier output must slew two diode voltage drops.
- 2. Set output range based on linear output swing (see A<sub>ol</sub> specification).
- 3. Use fast switching diodes. High-frequency input signals will be distorted depending on the speed by which the diodes can transition from blocking to forward conducting mode. Schottky diodes might be a preferable choice, since these have faster transitions than pn-junction diodes at the expense of higher reverse leakage.
- 4. The resistor tolerance sets the circuit gain error.
- 5. Minimize noise errors by selecting low-value resistors.



1. Set the desired gain of the half-wave rectifier to select the feedback resistors.

$$V_o = Gain \times V_i$$

$$Gain = -\frac{R_f}{R_1} = -1$$

$$R_{f}\!=R_{1}\!=2\times R_{eq}$$

- Where  $R_{eq}$  is the parallel combination of  $R_1$  and  $R_f$
- 2. Select the resistors such that the resistor noise is negligible compared to the voltage broadband noise of the op amp.

$$E_{nr} = \sqrt{4 \times k_b \times T \times R_{eq}}$$


$$R_{eq} \le \frac{E_{nbb}^2}{4 \times k_b \times T \times 3^2} = (Enbb)$$

$$=7.5\frac{_{nV}}{_{\sqrt{Hz}}}=\frac{_{(7.5\times10^{-9})^2}}{_{4\times1.381\times10^{-23}\times298\times3^2}}=380\Omega$$

$$R_f = R_1 \le 760\Omega \rightarrow 750\Omega$$
 (Standard Value)


#### **Design Simulations**

#### **DC Simulation Results**






## **Transient Simulation Results**



 $200 \text{mV}_{pp}$  at 1kHz



 $\mathrm{2V}_{\mathrm{pp}}$  at  $\mathrm{50kHz}$ 



## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library. See circuit SPICE simulation file SBOC509.

## **Design Featured Op Amp**

OPA322			
V <sub>ss</sub>	1.8V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	500μV		
I <sub>q</sub>	1.6mA/Ch		
I <sub>b</sub>	0.2pA		
UGBW	20MHz		
SR	10V/µs		
#Channels	1, 2, 4		
www.ti.com/product/opa322			

## **Design Alternate Op Amp**

OPA2325			
$V_{ss}$	2.2V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	40μV		
I <sub>q</sub>	0.65mA/Ch		
I <sub>b</sub>	0.2pA		
UGBW	10MHz		
SR	5V/μs		
#Channels	2µ		
www.ti.com/product/opa2325			

## **Revision History**

	Revision	Date	Change
Ī	Α	January 2019	Downscale the title and changed title role to 'Amplifiers'.  Added link to circuit cookbook landing page and link to Spice simulation file.




## Full-wave rectifier circuit

#### **Design Goals**

Input		Out	tput		Supply	
$V_{iMin}$	$V_{iMax}$	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	V <sub>ee</sub>	$V_{ref}$
±25mV	±10V	25mV	10V	15V	-15V	0V

#### **Design Description**

This absolute value circuit can turn alternating current (AC) signals to single polarity signals. This circuit functions with limited distortion for ±10-V input signals at frequencies up to 50kHz and for signals as small as ±25mV at frequencies up to 1kHz.



- 1. Be sure to select an op amp with sufficient bandwidth and a high slew rate.
- 2. For greater precision look for an op amp with low offset voltage, low noise, and low total harmonic distortion (THD).
- 3. The resistors were selected to be 0.1% tolerance to reduce gain error.
- 4. Selecting too large of a capacitor  $C_1$  will cause large distortion on the transition edges when the input signal changes polarity.  $C_1$  may not be required for all op amps.
- 5. Use a fast switching diode.



- 1. Select gain resistors.
  - a. Gain for positive input signals.

$$\frac{V_o}{V_i} = 1\frac{V}{V}$$

b. Gain for negative input signals.

$$\frac{V_o}{V_i} = -\frac{R_2}{R_1} = -1\frac{V}{V}$$

2. Select  $R_1$  and  $R_2$  to reduce thermal noise and to minimize voltage drops due to the reverse leakage current of the diode. These resistors will appear as loads to  $U_1$  and  $U_2$  during negative input signals.

$$R_1 = R_2 = 1 k\Omega$$

3.  $R_3$  biases the non-inverting node of  $U_2$  to GND during negative input signals. Select  $R_3$  to be the same value as  $R_1$  and  $R_2$ .  $U_1$  must be able to drive the  $R_3$  load during positive input signals.


$$R_3 = 1 k\Omega$$

4. Select C₁ based on the desired transient response. See the Design Reference section for more information.


$$C_1 = 47pF$$



## **Transient Simulation Results**



±10V at 50-kHz Input





## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC517.

See TIPD139, www.ti.com/tool/tipd139.

## **Design Featured Op Amp**

TLV172			
V <sub>cc</sub>	4.5V to 36V		
V <sub>inCM</sub>	Vee to (Vcc-2V)		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	0.5mV		
I <sub>q</sub>	1.6mA/Ch		
I <sub>b</sub>	10pA		
UGBW	10MHz		
SR	10V/µs		
#Channels	1, 2, 4		
www.ti.com/product/tlv172			

## **Design Alternate Op Amp**

OPA197			
V <sub>cc</sub>	4.5V to 36V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	25μV		
I <sub>q</sub>	1mA/Ch		
I <sub>b</sub>	5pA		
UGBW	10MHz		
SR	20V/µs		
#Channels	1, 2, 4		
www.ti.com/product/opa197			

## **Revision History**

Revision	Date	Change
А	January 2019	Downscale the title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page and Spice simulation file.




# Single-supply, low-input voltage, full-wave rectifier circuit

## **Design Goals**

Input		Out	put	Supply			
	$V_{iMin}$	$V_{iMax}$	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	$V_{ee}$	$V_{ref}$
	5mVpp	400mVpp	2.5mVpp	200mVpp	5V	-0.23V	0V

#### **Design Description**


This single-supply precision absolute value circuit is optimized for low-input voltages. It is designed to function up to 50kHz and has excellent linearity at signal levels as low as 5mVpp. The design uses a negative charge pump (such as LM7705) on the negative op amp supply rails to maintain linearity with signal levels near 0V.



- 1. Observe common-mode and output swing limitations of op amps.
- R<sub>3</sub> should be sized small enough that the leakage current from D<sub>1</sub> does not cause errors in positive input cycles while ensuring the op amp can drive the load.
- 3. Use a fast switching diode for D<sub>1</sub>.
- 4. Removing the input buffer will allow for input signals with peak-to-peak values twice as large as the supply voltage at the expense of lower input impedance and slight gain error.
- 5. Use precision resistors to minimize gain error.




1. Circuit analysis for positive input signals.



$$\begin{array}{l} \frac{V_o}{V_i} = (-\frac{R_2}{R_1}) + (1 + \frac{R_2}{R_1}) = 1 \\ V_o = V_i \end{array}$$

2. Circuit analysis for negative input signals.



3. Select R<sub>1</sub>, R<sub>2</sub>, and R<sub>3</sub>.  $\frac{V_o}{V_i} = - \frac{R_2}{R_1}$ 


$$\frac{V_o}{V_i} = -\frac{R_2}{R_1}$$

If 
$$R_2 = R_1$$
 then  $V_o = -V_i$ 


Set 
$$R_1 = R_2 = R_3 = 1 k\Omega$$



## **Transient Simulation Results**



5mVpp at 1-kHz Input



400mVpp at 1-kHz Input



## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC506.

See TIPD124, www.ti.com/tool/tipd124.

## **Design Featured Op Amp**

OPA350			
V <sub>ss</sub>	2.7V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	150µV		
I <sub>q</sub>	5.2mA/Ch		
I <sub>b</sub>	0.5pA		
UGBW	38MHz		
SR	22V/µs		
#Channels	1, 2, 4		
www.ti.com/product/opa350			

## **Design Alternate Op Amp**

OPA353			
V <sub>ss</sub>	2.7V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	3mV		
I <sub>q</sub>	5.2mA		
I <sub>b</sub>	0.5pA		
UGBW	44MHz		
SR	22V/µs		
#Channels	1, 2, 4		
www.ti.com/product/opa353			

## **Revision History**

Revision	Date	Change
А	January 2019	Downscale the title and changed title role to 'Amplifiers'. Added links to circuit cookbook landing page and SPICE simulation file.




## Slew rate limiter circuit

## **Design Goals**

Input		Out	put		Supply		
	$V_{iMin}$	$V_{iMax}$	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	$V_{ee}$	$V_{ref}$
	-10V	10V	-10V	10V	15V	-15V	0V

#### **Design Description**

This circuit controls the slew rate of an analog gain stage. This circuit is intended for symmetrical slew rate applications. The desired slew rate must be slower than that of the op amp chosen to implement the slew rate limiter.



- 1. The gain stage op-amp and slew rate limiting op amp should both be checked for stability.
- 2. Verify that the current demands for charging or discharging  $C_1$  plus any load current out of  $U_2$  will not limit the voltage swing of  $U_2$ .



1. Set slew rate and choose a standard value for the feedback capacitor, C<sub>1</sub>.

$$C_1\!=470nF$$

$$SR = 20\frac{V}{s}$$

2. Choose the value of R<sub>2</sub> to set the capacitor current necessary for the desired slew rate.

$$\mathsf{SR} = rac{\mathsf{I}_{\mathsf{C}_1}}{\mathsf{C}_1}$$

$$20\frac{V}{s} = \frac{I_{C_1}}{470nF}$$
 where  $I_{C_1} = 9$  .4  $\mu A$ 

Gain stage op amp  $V_{sat} = \pm 14$  . 995 (typical)

$$I_{C_1} = \frac{V_{sat}}{R_2}$$

9 .4 
$$\mu A = \frac{14.995 V}{R_2}$$
 , so  $R_2 = 1$  .595  $M\Omega$  ≈ 1 . 6M $\Omega$  (Standard Value)


3. Compensate feedback network for stability.  $R_1$  adds a pole to the  $1/\beta$  network. This pole should be placed so that the  $1/\beta$  curve levels off a decade before it intersects the open loop gain curve (200Hz, for this example).

$$f_p = \frac{1}{2\pi \times R_1 \times C_1} = 200Hz$$


$$200Hz=\frac{1}{2\pi\times R_1\times 470nF}$$
 , so  $R_1=1$  .693  $k\Omega\approx 1$  . 69k $\Omega$  (Standard Value)



## **Transient Simulation Results**



## **AC Simulation Results**





## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See the circuit SPICE simulation file SBOC508.

See TIPD140, www.ti.com/tool/tipd140.

## **Design Featured Op Amp**

OPA192				
V <sub>cc</sub>	4.5V to 36V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	5µV			
I <sub>q</sub>	1mA/Ch 5pA			
I <sub>b</sub>				
UGBW	10MHz			
SR	20V/µs			
#Channels	1, 2, 4			
www.ti.com/product/opa192				

## **Design Alternate Op Amp**

TLV2372				
V <sub>cc</sub>	2.7V to 16V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	2mV			
I <sub>q</sub>	750μA/Ch			
I <sub>b</sub>	1pA			
UGBW	3MHz			
SR	2.1V/µs			
#Channels	1, 2, 4			
www.ti.com/product/tlv2372				

## **Revision History**

Revision	Date	Change
Α	February 2019	Downscale the title and changed title role to 'Amplifiers'. Added links to circuit cookbook landing page and SPICE simulation file.




# Single-ended input to differential output circuit

## **Design Goals**

Input		Output		Supply			
	$V_{iMin}$	$V_{iMax}$	$V_{oDiffMin}$	$V_{oDiffMax}$	V <sub>cc</sub>	V <sub>ee</sub>	$V_{ref}$
	0.1V	2.4V	-2.3V	2.3V	2.7V	0V	2.5V

#### **Design Description**

This circuit converts a single ended input of 0.1V to 2.4V into a differential output of ±2.3V on a single 2.7-V supply. The input and output ranges can be scaled as necessary as long as the op amp input common-mode range and output swing limits are met.



- 1. Op amps with rail-to-rail input and output will maximize the input and output range of the circuit.
- 2. Op amps with low  $V_{os}$  and offset drift will reduce DC errors.
- 3. Use low tolerance resistors to minimize gain error.
- 4. Set output range based on linear output swing (see A<sub>ol</sub> specification).
- 5. Keep feedback resistors low or add capacitor in parallel with R<sub>2</sub> for stability.



1. Buffer V<sub>i</sub> signal to generate V<sub>o+</sub>.

$$V_{O+} = V_i$$

2. Invert and level shift  $V_{o+}$  using a difference amplifier to create  $V_{o-}$ .

$$V_{o-} = (V_{ref} - V_{o+}) \times (\frac{R_2}{R_4})$$

3. Select resistances so that the resistor noise is smaller than the amplifier broadband noise.

$$E_{nv} = 30 \frac{nV}{\sqrt{Hz}}$$
 (Voltage noise from op amp)

If 
$$R_1\!=R_2\!=R_3\!=R_4\!=49$$
 .  $9k\Omega$  then


$$E_{nr}\!=\!\sqrt{\left(\sqrt{4\!\times\!kB\!\times\!T\!\times\!\left(R_{1}\big|\big|R_{2}\right)}\right)^{2}\!+\!\left(\sqrt{4\!\times\!kB\!\times\!T\!\times\!\left(R_{3}\big|\big|R_{4}\right)}\right)^{2}}=28.7\tfrac{nV}{\sqrt{Hz}}\;(<\!E_{nv}\!)$$

4. Select resistances that protect the input of the amplifier and prevents floating inputs. To simplify the bill of materials (BOM), select  $R_5 = R_6$ .


$$R_5 = R_6 = 49.9 k\Omega$$



## **DC Simulation Results**



## **AC Simulation Results**





## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See the circuit SPICE simulation file SBOC510.

See TIPD131, www.ti.com/tool/tipd131.

## **Design Featured Op Amp**

OPA344				
<b>V</b> <sub>ss</sub> 1.8V to 5.5V				
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	0.2mV			
I <sub>q</sub>	150μA 0.2pA			
I <sub>b</sub>				
UGBW	1MHz			
SR	0.8V/µs			
#Channels	1, 2, 4			
www.ti.com/product/opa344				

## **Design Alternate Op Amp**

OPA335					
V <sub>ss</sub>	2.7V to 5.5V				
V <sub>inCM</sub>	$V_{ee}$ -0.1V to $V_{cc}$ -1.5V				
V <sub>out</sub>	Rail-to-rail				
V <sub>os</sub>	1μV 285μA/Ch 70pA 2MHz				
I <sub>q</sub>					
I <sub>b</sub>					
UGBW					
SR	1.6V/µs				
#Channels	1, 2				
www.ti.com/product/opa335					

## **Revision History**

Revision	Date	Change	
А	February 2019	Downscale the title and changed title role to 'Amplifiers'. Added links to circuit cookbook landing page and SPICE simulation file.	




# Inverting op amp with inverting positive reference voltage circuit

## **Design Goals**

Input		Output		Supply			
	$V_{iMin}$	$V_{iMax}$	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	$V_{ee}$	$V_{ref}$
	–5V	-1V	0.05V	3.3V	5V	0V	5V

#### **Design Description**

This design uses an inverting amplifier with an inverting positive reference to translate an input signal of -5V to -1V to an output voltage of 3.3V to 0.05V. This circuit can be used to translate a negative sensor output voltage to a usable ADC input voltage range.



- 1. Use op amp linear output operating range. Usually specified under  $A_{OL}$  test conditions.
- 2. Common mode range must extend down to or below ground.
- 3. V<sub>ref</sub> output must be low impedance.
- 4. Input impedance of the circuit is equal to R<sub>2</sub>.
- 5. Choose low-value resistors to use in the feedback. It is recommended to use resistor values less than 100k $\Omega$ . Using high-value resistors can degrade the phase margin of the amplifier and introduce additional noise in the circuit.
- 6. The cutoff frequency of the circuit is dependent on the gain bandwidth product (GBP) of the amplifier. Additional filtering can be accomplished by adding a capacitor in parallel to R<sub>1</sub>. Adding a capacitor in parallel with R<sub>1</sub> will also improve stability of the circuit if high-value resistors are used.



$$V_{o}\!=\,-\,V_{i}\, imes\,(rac{R_{1}}{R_{2}})\,-\,V_{ref}\, imes\,(rac{R_{1}}{R_{3}})$$

1. Calculate the gain of the input signal.

$$G_{input} = \frac{V_{o.max} - V_{o.min}}{V_{i.max} - V_{i.min}} = \frac{3.3V - 0.05V}{-1V - (-5 \text{ V})} = 0.8125 \frac{V}{V}$$

2. Calculate R<sub>1</sub> and R<sub>2</sub>.

Choose 
$$R_1 = 845\Omega$$

$$R_2\!=\!\frac{R_1}{G_{input}}\!=\!\frac{R_1}{0.8125_{\rm U}^V}\!=\!1.04~k\Omega$$

3. Calculate the gain of the reference voltage required to offset the output.


$$\begin{split} G_{\text{ref}} &= \frac{R_1}{R_3} & \text{( ) } \text{( ) } \\ &- V_{i\_\text{min}} \, \textcolor{red}{\times} \, \frac{R_1}{R_2} \, - V_{\text{ref}} \, \textcolor{red}{\times} \, \frac{R_1}{R_3} \, = V_{o\_\text{min}} \\ &\frac{R_1}{R_3} = \frac{V_{o\_\text{min}} + V_{i\_\text{min}} \, \textcolor{red}{\times} \, \frac{R_1}{R_2}}{-V_{\text{ref}}} = \frac{0.05 V + \, -1 \, V}{-5} \, \frac{845 \Omega}{1.04 k \Omega} = 0 \, . \, 1525 \frac{V}{V} \end{split}$$

4. Calculate R<sub>3</sub>.


$$R_3 = \frac{R_1}{G_{ref}} = \frac{845Ω}{0.1525\frac{V}{V}} = 5.54 \text{ k}Ω \approx 5.56 \text{ k}Ω$$



## **DC Simulation Results**



## **AC Simulation Results**





## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See the circuit SPICE simulation file SBOC511.

See Designing Gain and Offset in Thirty Seconds .

# **Design Featured Op Amp**

TLV9062				
<b>V</b> <sub>ss</sub> 1.8V to 5.5V				
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	0.3mV			
I <sub>q</sub>	538µA			
I <sub>b</sub>	0.5pA			
UGBW	10MHz			
SR	6.5V/µs			
#Channels 1, 2, 4				
www.ti.com/product/tlv9062				

# **Design Alternate Op Amp**

OPA197				
V <sub>ss</sub>	4.5V to 36V			
V <sub>inCM</sub>	Rail-to-rail			
$V_{\mathrm{out}}$	Rail-to-rail			
<b>V</b> <sub>os</sub> 25μV				
I <sub>q</sub>	1mA			
l <sub>b</sub>	5pA			
UGBW	10MHz			
SR	20V/µs			
#Channels	1, 2, 4			
www.ti.com/product/opa197				

## **Revision History**

Revision	Date	Change
А	February 2019	Downscale the title and changed title role to 'Amplifiers'. Added links to circuit cookbook landing page and SPICE simulation file.




# Non-inverting op amp with inverting positive reference voltage circuit

#### **Design Goals**

Input Output		Supply				
$V_{iMin}$	$V_{iMax}$	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	V <sub>ee</sub>	$V_{ref}$
2V	5V	0.05V	4.95V	5V	0V	2.5V

#### **Design Description**

This design uses a non-inverting amplifier with an inverting positive reference to translate an input signal of 2V to 5V to an output voltage of 0.05V to 4.95V. This circuit can be used to translate a sensor output voltage with a positive slope and offset to a usable ADC input voltage range.



- 1. Use op amp linear output operating range. Usually specified under  $A_{OI}$  test conditions.
- 2. Check op amp input common mode voltage range. The common mode voltage varies with the input voltage.
- 3. V<sub>ref</sub> must be low impedance.
- 4. Input impedance of the circuit is equal to the sum of R<sub>3</sub> and R<sub>4</sub>.
- Choose low-value resistors to use in the feedback. It is recommended to use resistor values less than 100kΩ. Using high-value resistors can degrade the phase margin of the amplifier and introduce additional noise in the circuit.
- 6. The cutoff frequency of the circuit is dependent on the gain bandwidth product (GBP) of the amplifier.
- 7. Adding a capacitor in parallel with R<sub>1</sub> will improve stability of the circuit if high-value resistors are used.



$$V_{o} = V_{i} \times (\frac{R_{4}}{R_{3} + R_{4}})(\frac{R_{1} + R_{2}}{R_{2}}) - V_{ref} \times (\frac{R_{1}}{R_{2}})$$

1. Calculate the gain of the input to produce the largest output swing.

$$\begin{array}{l} V_{o\_max} - V_{o\_min} = (V_{i\_max} - V_{i\_min}) (\frac{R_4}{R_3 + R_4}) (\frac{R_1 + R_2}{R_2}) \\ \frac{V_{o\_max} - V_{o\_min}}{V_{i\_max} - V_{i\_min}} = \frac{R_4}{R_3 + R_4} \frac{R_1 + R_2}{R_2} \\ \frac{4.95V - 0.05V}{5V - 2V} = \frac{R_4}{R_3 + R_4} \frac{R_1 + R_2}{R_2} \\ 1.633\frac{V}{V} = \frac{R_4}{R_3 + R_4} \frac{R_1 + R_2}{R_2} \end{array}$$

2. Select a value for R<sub>1</sub> and R<sub>4</sub> and insert the values into the previous equation. The other two resistor values must be solved using a system of equations. The proper output swing and offset voltage cannot be calculated if more than two variables are selected.

3. Solve the previous equation for R  $_3$  in terms of R  $_2$ .

$$R_3 = \frac{1~M\Omega + \left(1~k\Omega \times R_2\right)}{1.633 \times R_2} - 1~k\Omega$$

4. Select any point along the transfer function within the linear output range of the amplifier to set the

proper offset voltage at the output (for example, the minimum input and output voltage). 
$$V_{o\_min} = V_{i\_min} \times (\frac{R_4}{R_3 + R_4}) (\frac{R_1 + R_2}{R_2}) - V_{ref} \times (\frac{R_1}{R_2}) \\ 0.05V = 2V \times \frac{1}{R_3 + 1} \frac{k\Omega}{k\Omega} \frac{1}{R_2} \frac{k\Omega + R_2}{R_2} - V_{ref} \times \frac{1}{R_2} \frac{k\Omega}{R_2}$$


5. Insert R<sub>3</sub> from step 3 into the equation from step 4 and solve for R<sub>2</sub>. 
$$0.05V = 2V \times (\frac{1 \text{ k}\Omega}{\frac{1 \text{ M}\Omega + 1 \text{ k}\Omega \times R_2}{1.633 \times R_2} - 1 \text{ k}\Omega + 1 \text{ k}\Omega}})(\frac{1 \text{ k}\Omega + R_2}{R_2}) - V_{\text{ref}} \times (\frac{1 \text{ k}\Omega}{R_2})$$
 
$$R_2 = 777.2\Omega \approx 777\Omega$$

6. Insert R<sub>2</sub> calculation from step 5, and solve for R<sub>3</sub>.


$$\begin{split} R_{3} &= \frac{1}{1.633 \times R_{2}} \frac{M\Omega + \left(1 \text{ k}\Omega \times R_{2}\right)}{1.633 \times R_{2}} - 1 \text{ k}\Omega & \text{( )} \\ R_{3} &= \frac{1}{1.633 \times 777\Omega} \frac{M\Omega + 1 \text{ k}\Omega \times 777\Omega}{1.633 \times 777\Omega} - 1 \text{ k}\Omega = 400.49\Omega \approx 402\Omega \end{split}$$



## **DC Simulation Results**



## **AC Simulation Results**





## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC512.

See TI Precision Lab Videos on Input and Output Limitations.

# **Design Featured Op Amp**

TSV912				
<b>V</b> <sub>ss</sub> 2.5V to 5.5V				
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	0.3mV			
I <sub>q</sub>	550µA			
I <sub>b</sub>	1pA			
UGBW	8MHz			
<b>SR</b> 4.5V/μs				
#Channels 1, 2, 4				
www.ti.com/product/tsv912				

# **Design Alternate Op Amp**

OPA191				
V <sub>ss</sub>	4.5V to 36V			
$V_{inCM}$	Rail-to-rail			
$V_{\mathrm{out}}$	Rail-to-rail			
<b>V</b> <sub>os</sub> 5μV				
I <sub>q</sub>	140μA/Ch			
I <sub>b</sub>	5pA			
UGBW	2.5MHz			
SR	5.5V/µs			
#Channels 1, 2, 4				
www.ti.com/product/opa191				

## **Revision History**

Revision	Date	Change
А	February 2019	Downscale the title and changed title role to 'Amplifiers'. Added links to circuit cookbook landing page and SPICE simulation file.




# Non-inverting op amp with non-inverting positive reference voltage circuit

#### **Design Goals**

Input		Output Supply		Supply			
	$V_{iMin}$	$V_{iMax}$	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	$V_{ee}$	$V_{ref}$
	-1V	3V	0.05V	4.95V	5V	0V	2.5V

#### **Design Description**

This design uses a non-inverting amplifier with a non-inverting positive reference to translate an input signal of -1V to 3V to an output voltage of 0.05V to 4.95V. This circuit can be used to translate a sensor output voltage with a positive slope and negative offset to a usable ADC input voltage range.



Copyright © 2018, Texas Instruments Incorporated

- 1. Use op amp linear output operating range. Usually specified under A<sub>OL</sub> test conditions.
- 2. Check op amp input common mode voltage range.
- 3. V<sub>ref</sub> output must be low impedance.
- 4. Input impedance of the circuit is equal to the sum of R<sub>3</sub> and R<sub>4</sub>.
- 5. Choose low-value resistors to use in the feedback. It is recommended to use resistor values less than 100k $\Omega$ . Using high-value resistors can degrade the phase margin of the amplifier and introduce additional noise in the circuit.
- 6. The cutoff frequency of the circuit is dependent on the gain bandwidth product (GBP) of the amplifier.
- 7. Adding a capacitor in parallel with R<sub>1</sub> will improve stability of the circuit if high-value resistors are used.



$$V_{o} = V_{i} \times (\frac{R_{4}}{R_{3} + R_{4}})(\frac{R_{1} + R_{2}}{R_{2}}) + V_{ref} \times (\frac{R_{3}}{R_{3} + R_{4}})(\frac{R_{1} + R_{2}}{R_{2}})$$

1. Calculate the gain of the input voltage to produce the desired output swing.

$$\begin{split} G_{input} &= (\frac{R_4}{R_3 + R_4}) (\frac{R_1 + R_2}{R_2}) \qquad \qquad (\\ V_{o\_max} - V_{o\_min} &= V_{i\_max} - V_{i\_min} \quad \frac{R_4}{R_3 + R_4} \quad \frac{R_1 + R_2}{R_2} \\ &\frac{V_{o\_max} - V_{o\_min}}{V_{i\_max} - V_{i\_min}} &= \quad \frac{R_4}{R_3 + R_4} \quad \frac{R_1 + R_2}{R_2} \\ &\frac{4.95V - 0.05V}{3V - \quad -1V} &= \quad \frac{R_4}{R_3 + R_4} \quad \frac{R_1 + R_2}{R_2} \\ &1.225V &= \quad \frac{R_4}{R_3 + R_4} \quad \frac{R_1 + R_2}{R_2} \end{split}$$

2. Select a value for R<sub>1</sub> and R<sub>4</sub> and insert the values into the previous equation. The other two resistor values must be solved using a system of equations. The proper output swing and offset voltage cannot be calculated if more than two variables are selected.

3. Solve the previous equation for R<sub>3</sub> in terms of R<sub>2</sub>.

$$R_3 = \frac{{1~M\Omega + \left( 1~k\Omega \times R_2 \right)}}{{1.225 \times R_2 }} - 1~k\Omega$$

4. Select any point along the transfer function within the linear output range of the amplifier to set the proper offset voltage at the output (for example, the minimum input and output voltage).

$$\begin{split} V_{o\_{min}} &= V_{i\_{min}} \times (\frac{R_4}{R_3 + R_4}) (\frac{R_1 + R_2}{R_2}) + V_{ref} \times (\frac{R_3}{R_3 + R_4}) (\frac{R_1 + R_2}{R_2}) \\ 0.05V &= -1 \ V \times \ \frac{1}{R_3 + 1} \frac{k\Omega}{k\Omega} \ \frac{1}{R_2} \ \frac{k\Omega + R_2}{R_2} \ + 2.5V \times \ \frac{R_3}{R_3 + 1} \frac{1}{k\Omega} \ \frac{1}{R_2} \end{split}$$

5. Insert R<sub>3</sub> into the equation from step 1 and solve for R<sub>2</sub>.


$$\begin{array}{ll} 0.05V = -1 & V \times (\frac{1 \text{ k}\Omega}{\frac{1 \text{ M}\Omega + 1 \text{ k}\Omega \times R_2}{1.225 \times R_2} - 1 \text{ k}\Omega + 1 \text{ k}\Omega}) (\frac{1 \text{ k}\Omega + R_2}{R_2}) + 2.5V \times (\frac{\frac{1 \text{ M}\Omega + 1 \text{ k}\Omega \times R_2}{1.225 \times R_2} - 1 \text{ k}\Omega}{\frac{1 \text{ M}\Omega + 1 \text{ k}\Omega \times R_2}{1.225 \times R_2} - 1 \text{ k}\Omega + 1 \text{ k}\Omega}) (\frac{1 \text{ k}\Omega + R_2}{R_2}) \\ R_2 = 1360.5\Omega & \approx 1370\Omega \end{array}$$

6. Insert R<sub>2</sub> into the equation from step 1 to solve for R<sub>3</sub>.


$$R_3 = \frac{1 \text{ M}\Omega + 1 \text{ k}\Omega \times (1370\Omega)}{1.225 \times (1370\Omega)} - 1 \text{ k}\Omega$$
 $R_3 = 412 \cdot 18\Omega \approx 412\Omega$ 



## **DC Simulation Results**



## **AC Simulation Results**





## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See the circuit SPICE simulation file SBOC513.

See Designing Gain and Offset in Thirty Seconds.

# **Design Featured Op Amp**

MCP6292				
<b>V</b> <sub>ss</sub> 2.4V to 5.5V				
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	0.3mV			
I <sub>q</sub>	600µA			
I <sub>b</sub>	1pA			
UGBW	10MHz			
SR	6.5V/µs			
#Channels	1, 2, 4			
www.ti.com/product/MCP6292				

# **Design Alternate Op Amp**

OPA388				
V <sub>ss</sub>	2.5V to 5.5V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	0.25μV			
I <sub>q</sub>	1.9mA			
I <sub>b</sub>	30pA			
UGBW	10MHz			
SR	5V/μs			
#Channels	1, 2, 4			
www.ti.com/product/opa388				

## **Revision History**

Revision	Date	Change
А	January 2019	Downscale the title and changed title role to 'Amplifiers'. Added links to circuit cookbook landing page and SPICE simulation file.




# Inverting op amp with non-inverting positive reference voltage circuit

#### **Design Goals**

In	Input Output		Supply			
$V_{iMin}$	$V_{iMax}$	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	V <sub>ee</sub>	$V_{ref}$
-1V	2V	0.05V	4.95V	5V	0V	1.259V

#### **Design Description**

This design uses an inverting amplifier with a non-inverting positive reference voltage to translate an input signal of –1V to 2V to an output voltage of 0.05V to 4.95V. This circuit can be used to translate a sensor output voltage with a positive slope and negative offset to a usable ADC input voltage range.



- 1. Use op amp linear output operating range. Usually specified under A<sub>OL</sub> test conditions.
- 2. Amplifier common mode voltage is equal to the reference voltage.
- 3. V<sub>ref</sub> can be created with a voltage divider.
- 4. Input impedance of the circuit is equal to R<sub>2</sub>.
- Choose low-value resistors to use in the feedback. It is recommended to use resistor values less than 100kΩ. Using high-value resistors can degrade the phase margin of the amplifier and introduce additional noise in the circuit.
- 6. The cutoff frequency of the circuit is dependent on the gain bandwidth product (GBP) of the amplifier. Additional filtering can be accomplished by adding a capacitor in parallel to R₁. Adding a capacitor in parallel with R₁ will also improve stability of the circuit, if high-value resistors are used.



$$V_{o}\!=\,-\,V$$
i × ( $rac{R_{\scriptscriptstyle 1}}{R_{\scriptscriptstyle 2}}$ )  $+\,V_{ref}$  × (1  $_{+}$   $rac{R_{\scriptscriptstyle 1}}{R_{\scriptscriptstyle 2}}$ )

1. Calculate the gain of the input signal.

$$\begin{split} G_{input} &= -\frac{R_1}{R_2} & ( ) ( ) \\ V_{o\_max} &- V_{o\_min} &= V_{i\_max} - V_{i\_min} & -\frac{R_1}{R_2} \\ &- \frac{R_1}{R_2} &= -\frac{V_{o\_max} - V_{o\_min}}{V_{i\_max} - V_{i\_min}} &= -\frac{4.95V - 0.05V}{2V - -1~V} &= -1.633\frac{V}{V} \end{split}$$

2. Select R<sub>2</sub> and calculate R<sub>1</sub>.


$$\begin{array}{lll} R_2=6.81 & k\Omega \\ R_1=G_{input} \times R_2=1.633\frac{\lor}{\lor} \times 6.81 & k\Omega=11.123k\Omega \approx 11.1 & k\Omega & (Standard Value) \end{array}$$

3. Calculate the reference voltage.


$$\begin{split} V_{o\_min} &= - \ V_{i\_max} \ \textbf{x} \ (\frac{R_1}{R_2}) + V_{ref} \ \textbf{x} \ (1 + \frac{R_1}{R_2}) \\ 0 \ . \ 05V &= - \ 2V \ \textbf{x} \ \frac{11.11 \ k\Omega}{6.81 \ k\Omega} \ + V_{ref} \ \textbf{x} \ 1 + \frac{11.11 \ k\Omega}{6.81 \ k\Omega} \\ V_{ref} &= \frac{V_{o\_min} + V_{i\_max} \textbf{x} \ \frac{R_1}{R_2}}{1 + \frac{R_1}{R_2}} \frac{0.05V + 2V \textbf{x} \ \frac{11.11 \ k\Omega}{6.81 \ k\Omega}}{1 + \frac{11.11 \ k\Omega}{6.81 \ k\Omega}} = 1 \ . \ 259V \end{split}$$



# **DC Simulation Results**



## **AC Simulation Results**





#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See the circuit SPICE simulation file SBOC514.

See the Designing gain and offset in thirty seconds application report.

# **Design Featured Op Amp**

TLV9001			
V <sub>ss</sub>	1.8V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	0.4mV		
I <sub>q</sub>	60µA		
I <sub>b</sub>	5pA		
UGBW	1MHz		
SR	2V/μs		
#Channels	1, 2, 4		
www.ti.com/product/tlv9002			

# **Design Alternate Op Amp**

OPA376			
V <sub>ss</sub>	2.2V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
$V_{\mathrm{out}}$	Rail-to-rail		
V <sub>os</sub>	5µV		
I <sub>q</sub>	760µA		
I <sub>b</sub>	0.2pA		
UGBW	5.5MHz		
SR	2V/µs		
#Channels	1, 2, 4		
www.ti.com/product/opa376			

## **Revision History**

Revision	Date	Change
А	February 2019	Downscale the title and changed title role to 'Amplifiers'. Added links to circuit cookbook landing page and SPICE simulation file.

SBOA256-December 2018

# Single-supply diff-in to diff-out AC amplifier circuit


#### **Design Goals**

Diff. Ir	Diff. Input V <sub>i</sub>		Diff. Output (V <sub>o1</sub> – V <sub>o2</sub> )		Supply	
V <sub>iMin</sub>	V <sub>iMax</sub>	V <sub>oMin</sub>	V <sub>oMax</sub>	V <sub>cc</sub>	V <sub>ee</sub>	$V_{ref}$
-500mV	+500mV	-2.5V	+2.5V	+5	0V	+2.5V

Lower Cutoff Freq.	Upper Cutoff Freq.
16Hz	> 1MHz

#### **Design Description**

This circuit uses 2 op amps to build a discrete, single-supply diff-in diff-out amplifier. The circuit converts a differential signal to a differential output signal.



- 1. Ensure that R<sub>1</sub> and R<sub>2</sub> are well matched with high accuracy resistors to maintain high DC common-mode rejection performance.
- 2. Increase  $R_4$  and  $R_5$  to match the necessary input impedance at the expense of thermal noise performance.
- 3. Bias for single-supply operation can also be created by a voltage divider from  $V_{cc}$  to ground.
- 4. V<sub>ref</sub> sets the output voltage of the instrumentation amplifier bias at mid-supply to allow the output to swing to both supply rails.
- 5. Choose C<sub>1</sub> and C<sub>2</sub> to select the lower cutoff frequency.
- 6. Linear operation is contingent upon the input common-mode and the output swing ranges of the discrete op amps used. The linear output swing ranges are specified under the Aol test conditions in the op amps data sheets



1. The transfer function of the circuit is shown below.

$$\begin{split} V_{\text{oDiff}} &= V_{\text{i}} \times G + V_{\text{ref}} \\ \text{where } V_{\text{i}} &= \text{the differential input voltage} \\ V_{\text{ref}} &= \text{the reference voltage provided to the amplifier} \\ G &= 1 + 2 \times (\frac{R_1}{D}) \end{split}$$

2. Choose resistors  $R_1 = R_2$  to maintain common-mode rejection performance.

Choose 
$$R_1 = R_2 = 20 \text{ k}\Omega$$
 (Standard value)

3. Choose resistors  $R_4$  and  $R_5$  to meet the desired input impedance.

Choose 
$$R_4 = R_5 = 10 \text{ k}\Omega$$
 (Standard value)

4. Calculate R<sub>3</sub> to set the differential gain.

Gain = 1 + 
$$(\frac{2^{x}R_{1}}{R_{3}})$$
 = 5  $\frac{V}{V}$   
 $R_{1} = R_{2} = 20 \text{ k } \Omega$   
 $G = 1 + \frac{2^{x}20 \text{ k}\Omega}{R_{3}} = 5 \frac{V}{V} \rightarrow 5 \frac{V}{V} - 1 = \frac{40 \text{ k}\Omega}{R_{3}} = 4 \rightarrow R_{3} = \frac{40 \text{ k}\Omega}{4} = 10 \text{ k}\Omega$  (Standard value)

5. Set the reference voltage V<sub>ref</sub> at mid-supply.

$$V_{ref} = \frac{V_{cc}}{2} = \frac{5 \text{ V}}{2} \rightarrow V_{ref} = 2.5 \text{ V}$$


6. Calculate C<sub>1</sub> and C<sub>2</sub> to set the lower cutoff frequency.

$$\begin{split} f_c &= \frac{1}{2 \times \pi \times R_4 \times C_1} = 16 \text{ Hz} \\ R_4 &= R_5 = 10 \text{ k}\Omega \\ f_c &= \frac{1}{2 \times \pi \times 10 \text{ k}\Omega \times C_1} = 16 \text{ Hz} \to C_1 = \frac{1}{2 \times \pi \times 10 \text{ k}\Omega \times 16 \text{ Hz}} = 0 \text{ . } 99 \mu F \to C_1 = C_2 = 1 \mu F \text{ (Standard value)} \end{split}$$




#### **AC Simulation Results**

In the following figure, notice the lower –3-dB cutoff frequency is approximately 16Hz and the upper cutoff frequency is > 1MHz as required for this design.



#### **Transient Simulation Results**





## References

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SBOMAU5.
- 3. TI Precision Labs

# **Design Featured Op Amp**

OPA374		
V <sub>ss</sub>	2.3V to 5.5V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	1mV	
I <sub>q</sub>	585µA/Ch	
I <sub>b</sub>	0.5pA	
UGBW	6.5MHz	
SR	5V/μs	
#Channels	1,2,4	
www.ti.com/product/opa374		

# **Design Alternate Op Amp**

TLV9061			
V <sub>ss</sub>	1.8V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	0.3mV		
I <sub>q</sub>	0.538mA		
I <sub>b</sub>	0.5pA		
UGBW	10MHz		
SR	6.5V/µs		
#Channels	1,2,4		
www.ti.com/product/tlv9061			




# Inverting dual-supply to single-supply amplifier circuit


#### **Design Goals**

Input		Output			Sup	pply	
$V_{iMin}$	V <sub>iMax</sub>	$V_{oMin}$	V <sub>oMax</sub>	V <sub>cc</sub>	V <sub>ee</sub>	$V_{dd}$	$V_{ref}$
-10V	+10V	+0.2V	+4.8V	+15V	-15V	+5V	+4.096V

#### **Design Description**

This inverting dual-supply to single-supply amplifier translates a  $\pm 10$ -V signal to a 0-V to 5-V signal for use with an ADC. Levels can easily be adjusted using the given equations. The buffer can be replaced with other  $\pm 15$ -V configurations to accommodate the desired input signal, as long as the output of the first stage is low impedance.





- 1. Observe common-mode limitations of the input buffer.
- 2. A high-impedance source will alter the gain characteristics of U<sub>2</sub> if buffer amplifier U1 is not used.
- 3.  $R_6$  provides a path to ground for the output of  $U_1$  if the ±15-V supplies come up before the 5-V supply. This limits the voltage at the inverting pin of  $U_2$  through the voltage divider created by  $R_1$ ,  $R_2$ , and  $R_6$  and prevents damage to  $U_2$  as well as to any converter that may be connected to its output. To best protect the devices a transient voltage suppressor (TVS) should be used at the power pins of  $U_2$ .
- 4. A capacitor across R<sub>5</sub> will help filter V<sub>ref</sub> and provide a cleaner V<sub>shift</sub>.



The transfer function for this circuit follows:

$$V_{o}\!=\,-\,rac{R_{2}}{R_{1}}\,x\,V_{i}\!+\,(\,1\!+\!rac{R_{2}}{R_{1}}\,)\,x\,V_{shift}$$

1. Set the gain of the amplifier.

$$\frac{\Delta V_o}{\Delta V_i} = \frac{V_{oMax} - V_{oMin}}{V_{iMax} - V_{iMin}} = \frac{4.8 \text{ V} - 0.2 \text{ V}}{10 \text{ V} - (-10 \text{ V})} = 0.23$$

$$\frac{\Delta V_o}{\Delta V_i} = \frac{R_2}{R_1}$$

$$R_2 = 0.23 \times R_1$$

Choose  $R_1 = 100 k\Omega$  (standard value)

 $R_2 = 23k\Omega$  (for standard values use  $22k\Omega$  and  $1k\Omega$  in series)

2. Set V<sub>shift</sub> to translate the signal to single supply.

At midscale, 
$$V_{in} = 0V$$

Then 
$$V_o = (1 + \frac{R_2}{R_1}) \times V_{shift}$$

$$V_{shift} = \frac{V_o}{(1 + \frac{R_2}{R_4})} = \frac{2.5V}{1.23} = 2.033V$$

3. Select resistors for reference voltage divider to achieve V<sub>shift</sub>.

$$V_{\text{ref}}\!=4.096V$$

$$V_{\text{shift}} = V_{\text{ref}} imes rac{R_5}{(R_3 + R_4) + R_5}$$

$$rac{V_{shift}}{V_{ref}} = rac{2.033V}{4.096V} = rac{R_5}{(R_3 + R_4) + R_5}$$

$$R_3 + R_4 = 1.0161 \times R_5$$

Select a standard value for R<sub>5</sub>

$$R_5 = 10k\Omega$$

$$R_3+R_4=10.161k\Omega$$

$$R_3 = 10k\Omega$$

$$R_4 = 162\Omega$$
 (standard 1% value)


4. Large feedback resistors can interact with the input capacitance and cause instability. Choose C₁ to add a pole to the transfer function to counteract this. The pole must be lower in frequency than the effective bandwidth of the op amp.

$$C_1 = 43pF$$


$$f_p = \frac{1}{2\pi \times R_2 \times C_1} = 160.3 \text{kHz}$$



# **DC Simulation Results**




# **AC Simulation Results**





# **Transient Simulation Results**



#### www.ti.com

## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See TINA-TI™ circuit simulation file, SBOMAT9.

See TIPD148, http://www.ti.com/tool/TIPD148.

# **Design Featured Op Amp**

OPA376		
V <sub>ss</sub>	2.2V to 5.5V	
V <sub>inCM</sub>	Vee to Vcc-1.3V	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	5µV	
I <sub>q</sub>	760μA/Ch	
I <sub>b</sub>	0.2pA	
UGBW	5.5MHz	
SR	2V/μs	
#Channels	1,2,4	
http://www.ti.com/product/opa376		

# **Design Featured Op Amp**

OPA140		
V <sub>ss</sub>	4.5V to 36V	
V <sub>inCM</sub>	Vee-0.1V to Vcc-3.5V	
$V_{\text{out}}$	Rail-to-rail	
V <sub>os</sub>	30μV	
I <sub>q</sub>	1.8mA/Ch	
I <sub>b</sub>	±0.5pA	
UGBW	11MHz	
SR	20V/μs	
#Channels	1,2,4	
http://www.ti.com/product/opa375		



# Dual-supply, discrete, programmable gain amplifier circuit


## **Design Goals**

In	Input		Output		Supply
$V_{iMin}$	$V_{iMax}$	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	$V_{ee}$
-1.25V	+1.25V	-2.4V	+2.4V	+2.5V	-2.5V

Gain	Cutoff Frequency
6dB (2V/V) to 60dB (1000 V/V)	7kHz

#### **Design Description**

This circuit provides programmable, non-inverting gains ranging from 6dB (2V/V) to 60dB (1000V/V) using a variable input resistance. The design maintains the same cutoff frequency over the gain range.



- 1. Choose a digital potentiometer, such as TPL0102 for R₁ to design a low-cost digital programmable gain amplifier.
- 2.  $R_3$  sets the maximum gain when  $R_1$  approaches  $0\Omega$ .
- 3. A feedback capacitor limits the bandwidth and prevent stability issues.
- 4. Stability should be evaluated across the selected gain range. The minimum gain setting will likely be most sensitive to stability issues.
- 5. Some digital potentiometers can vary in absolute value by as much as +/-20% so gain calibration may be necessary.



1. Choose R<sub>2</sub> and R<sub>3</sub>, to set the maximum gain when R<sub>1</sub> approaches 0:

$$\begin{split} G_{\text{max}} &= 1 + \frac{R_2}{R_3} \\ G_{\text{max}} - 1 &= \frac{R_2}{R_3} \to R_2 = (G_{\text{max}} - 1) \times R_3 \\ \text{Set} \quad R_3 &= 100 \; \Omega \\ R_2 &= (1000 \; \frac{\text{V}}{\text{V}} - 1) \times 100 = 99 \; \text{k}\Omega \to R_2 = 100 \; \text{k}\Omega \; \; \text{(Standard value)} \end{split}$$

2. Choose the potentiometer maximum value to set the minimum gain:

$$\begin{split} G_{\text{min}} &= 1 + \frac{R_2}{R_{1,\text{max}} + R_3} \\ G_{\text{min}} - 1 &= \frac{R_2}{R_{1,\text{max}} + R_3} \\ R_{1,\text{max}} + R_3 &= \frac{R_2}{G_{\text{min}} - 1} \\ R_{1,\text{max}} &= \frac{R_2}{G_{\text{min}} - 1} - R_3 = \frac{100 k\Omega}{2 - 1} - 100\Omega = 99 . 9 k\Omega \rightarrow R_{1,\text{max}} = 100 k\Omega \quad \text{(Standard value)} \\ R_{1,\text{min}} &= 0\Omega \quad \text{(Wiper resistance, typically } 25\Omega, \text{ will introduce some error)} \end{split}$$

3. Choose the bandwidth with a feedback capacitor:


$$\begin{split} f_c &= \frac{\text{GBW}}{G_{\text{max}}} = \frac{7\text{MHz}}{1000\frac{\text{V}}{\text{V}}} = 7\text{kHz} \\ f_c &= 7\text{kHz} \rightarrow C_1 = \frac{1}{2\pi \times R_2 \times f_c} = 227\text{pF} \quad \rightarrow C_1 = 220\text{pF} \quad (\text{Standard Value}) \end{split}$$

4. Check for stability at minimum gain (2V/V), which is when  $R_1$ =100k $\Omega$ . To satisfy the requirement  $f_c$  (circuit bandwidth) must be less than  $f_{zero}$  (zero created by the resistive feedback network and the differential and common-mode input capacitances).


$$\begin{split} f_c &= \frac{1}{2\pi \times C_1 \times R_2} = 7 \text{ kHz} \\ f_{zero} &= \frac{1}{2\pi \times (C_{cm} + C_{diff}) \times (R_2 \parallel R_1)} = \frac{1}{2\times \pi \times \left(3 \text{ pF} + 2 \text{ pF}\right) \times \left(\frac{100 \text{ k}\Omega \times 100 \text{ k}\Omega}{100 \text{ k}\Omega + 100 \text{ k}\Omega}\right)} \\ f_{zero} &= 637 \text{ kHz} \\ 7 \text{ kHz} &< 637 \text{ kHz} \rightarrow f_c < f_{zero} \end{split}$$



# **Transient Simulation Results**



#### **AC Simulation Results**





## References:

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SBOC521
- 3. TI Precision Designs TIPD204
- 4. TI Precision Labs

# **Design Featured Op Amp**

OPA364			
V <sub>ss</sub>	1.8V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	1mV		
I <sub>q</sub>	1.1mA		
I <sub>b</sub>	1pA		
UGBW	7MHz		
SR	5V/μs		
#Channels	1, 2, 4		
www.ti.com/product/opa364			

# **Design Alternate Op Amp**

OPA376			
V <sub>ss</sub>	2.2V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	5μV		
I <sub>q</sub>	760μA		
I <sub>b</sub>	0.2pA		
UGBW	5.5MHz		
SR	2V/μs		
#Channels	1, 2, 4		
www.ti.com/product/opa376			



# AC coupled instrumentation amplifier circuit


#### **Design Goals**

Input		Output		Supply	
$V_{iMin}$	$V_{iMax}$	$V_{oMin}$	V <sub>oMax</sub>	V <sub>cc</sub>	V <sub>ee</sub>
-13V	13V	-14.85V	14.85	15	-15

Lower Cutoff Frequency (f <sub>L</sub> )	Gain	Input
16Hz	1	±2VAC; +10VDC

#### **Design Description**

This circuit produces an AC-coupled output from a DC-coupled input to an instrumentation amplifier. The output is fed back through an integrator, and the output of the integrator is used to modulate the reference voltage of the amplifier. This creates a high-pass filter and effectively cancels the output offset. This circuit avoids the need for large capacitors and resistors on the input, which can significantly degrade CMRR due to component mismatch.



- 1. The DC correction from output to reference is unity-gain. U<sub>1</sub> can only correct for a signal within its input/output limitations, thus the magnitude of DC voltage that can be corrected for will degrade with increasing instrumentation amplifier gain. See the table in Design Steps for more information.
- 2. Large values of R<sub>1</sub> and C<sub>1</sub> will lower the cutoff frequency, but increase startup transient response time. Startup behavior can be observed in the Transient Simulation Results.
- 3. When AC-coupling this way, the total input voltage must remain within the common-mode input range of the instrumentation amplifier.



1. Set the lower cutoff frequency for circuit (integrator cutoff frequency). The upper cutoff frequency will be dictated by the gain and instrumentation amplifier bandwidth.

$$f_L = \frac{1}{2\pi \times R_1 \times C_1} = 16 \text{ Hz}$$

2. Choose a standard value for  $R_1$  and  $C_1$ .

$$C_1 = 100 \text{ nF}$$


$$R_1 = \frac{1}{2\pi \times 100~\text{nF} \times 16~\text{Hz}} = 99.47~\text{k}\Omega \approx 100~\text{k}\Omega$$
 (standard value)

3. The DC rejection capabilities of the circuit will degrade with gain. The following table provides a good estimate of the DC correction range for higher gains.


Gain	DC Correction Range
1V/V	±10V
10V/V	±1V
100V/V	±0.1V
1000V/V	±0.01V



## **AC Simulation Results**



#### **Transient Simulation Results**





# **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See TINA-TI™ circuit simulation file, SBOMAU0.

See TIPD191, http://www.ti.com/tool/tipd191.

# **Design Featured Instrumentation Amplifier**

INA828			
V <sub>ss</sub>	4.5V to 36V		
V <sub>inCM</sub>	$V_{ee}$ +2V to $V_{cc}$ -2V		
V <sub>out</sub>	$V_{ee}$ +150mV to $V_{cc}$ -150mV		
V <sub>os</sub>	20μV		
I <sub>q</sub>	600µA		
I <sub>b</sub>	150pA		
UGBW	2MHz		
SR	1.2V/µs		
#Channels	1		
www.ti.com/product/INA828			

## **Design Featured Op Amp**

OPA188			
$V_{ss}$	8V to 36V		
V <sub>inCM</sub>	V <sub>ee</sub> to V <sub>cc</sub> -1.5V		
$V_{ m out}$	Rail-to-rail		
V <sub>os</sub>	6µV		
I <sub>q</sub>	450µA		
l <sub>b</sub>	±160pA		
UGBW	2MHz		
SR	0.8V/us		
#Channels	1,2,4		
www.ti.com/product/OPA188			

# **Design Alternate Op Amp**

TLV171			
V <sub>ss</sub>	2.7V to 36V		
V <sub>inCM</sub>	$V_{ee}$ –0.1V to $V_{cc}$ –2V		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	750μV		
I <sub>q</sub>	525µA		
I <sub>b</sub>	±10pA		
UGBW	3MHz		
SR	1.5V/us		
#Channels	1,2,4		
www.ti.com/product/OPA188			

SBOA258-December 2018


# Discrete wide bandwidth INA circuit

#### **Design Goals**

Input		Out	put	Bandwidth		Supply	
$V_{iMin}$	V <sub>iMax</sub>	V <sub>oMin</sub>	V <sub>oMax</sub>	BW	V <sub>cc</sub>	V <sub>ee</sub>	$V_{ref}$
-0.24V	+0.24V	+0.1V	+4.9V	10MHz	+2.5V	0V	2.5V

#### **Design Description**

This design uses 3 op—amps to build a discrete wide bandwidth instrumentation amplifier. The circuit converts a differential, high frequency signal to a single—ended output.



- 1. Reduce the capacitance on the output of each op amp to avoid stability issues.
- 2. Use low gain configurations to maximize the bandwidth of the circuit.
- 3. Use precision resistors to achieve high DC CMRR performance.
- 4. Use small resistors in op-amp feedback to maintain stability.
- 5. Set the reference voltage,  $V_{ref}$ , at mid-supply to allow the output to swing to both supply rails.
- 6. Phase margin of 45° or greater is required for stable operation.
- 7. R<sub>11</sub> sets the gain of the instrumentation amplifier.
- 8. Linear operation depends upon the input common—mode and the output swing ranges of the discrete op amps used. The linear output swing ranges are specified under the A<sub>ol</sub> test conditions in the op amps datasheets.
- 9.  $V_{ref}$  also sets the common-mode voltage of the input,  $V_i$ , to ensure linear operation.



1. The transfer function of the circuit is given below.

$$V_o = V_i imes (1 + rac{2 imes R_1}{R_{11}}) imes (rac{R_6}{R_5}) + V_{ref}$$

where  $V_i$  = the differential input voltage

 $V_{\text{ref}}\!=\!$  the reference voltage provided to the amplifier

Gain = 
$$(1 + \frac{2 \times R_1}{R_{11}}) \times \frac{R_6}{R_5}$$

2. To maximize the usable bandwidth of design, set the gain of the diff amp stage to 1V/V. Use smaller value resistors to minimize noise.

Choose 
$$R_3 = R_4 = R_5 = R_6 = 500\Omega$$
 (Standard value)

3. Choose values for resistors R<sub>1</sub> and R<sub>2</sub>. Keep these values low to minimize noise.

$$R_1 = R_2 = 500 \Omega$$
 (Standard value)

4. Calculate resistor R<sub>11</sub> to set the gain of the circuit to 10V/V


$$\begin{split} G &= (1 + \frac{2 \times R_1}{R_{11}}) = 10 \frac{V}{V} \rightarrow 1 + \frac{2 \times 500 \ \Omega}{R_{11}} = 10 \frac{V}{V} \rightarrow \frac{2 \times 500 \ \Omega}{R_{11}} = 9 \frac{V}{V} \\ R_{11} &= \frac{1000 \ \Omega}{9 \ \frac{V}{V}} = 111.11 \ \Omega \rightarrow R_{11} = 111 \ \Omega \quad (Standard \ value) \end{split}$$

5. Calculate the reference voltage to bias the input to mid-supply. This will maximize the linear output swing of the instrumentation amplifier. See References for more information on the linear operating region of instrumentation amplifiers.


$$V_{ref} = \frac{V_s}{2} = \frac{5 \text{ V}}{2} = 2.5 \text{ V}$$




# **DC Simulation Results**



# **Transient Simulation Results**



## **AC Simulation Results**





#### References

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SBOMAU6
- 3. TI Precision Labs
- 4. Instrumentation Amplifier  $V_{\text{CM}}$  vs.  $V_{\text{OUT}}$  Plots
- 5. Common-mode Range Calculator for Instrumentation Amplifiers

# **Design Featured Op Amp**

OPA354			
V <sub>ss</sub>	2.5V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	2mV		
I <sub>q</sub>	4.9mA/Ch		
I <sub>b</sub>	ЗрА		
UGBW	250MHz		
SR	150V/µs		
#Channels	1,2,4		
www.ti.com/product/opa354			

# Design Alternate Op Amp

OPA322			
V <sub>ss</sub>	1.8V to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	500μV		
l <sub>q</sub>	1.6mA/Ch		
l <sub>b</sub>	0.2pA		
UGBW	20MHz		
SR	10V/µs		
#Channels	1,2,4		

SBOA286-December 2018


# Low-noise and long-range PIR sensor conditioner circuit

#### **Design Goals**

AC Gain	Filter Cut Off Frequency		Sup	oply
90dB	$f_L$	f <sub>H</sub>	V <sub>cc</sub>	V <sub>ee</sub>
900D	0.7Hz	10Hz	5V	0V

#### **Design Description**

This two stage amplifier design amplifies and filters the signal from a passive infrared (PIR) sensor. The circuit includes multiple low–pass and high–pass filters to reduce noise at the output of the circuit to be able to detect motion at long distances and reduce false triggers. This circuit can be followed by a window comparator circuit to create a digital output or connect directly to an analog–to–digital converter (ADC) input.



- 1. The common mode voltage and output bias voltage are set using the resistor dividers between  $R_2$  and  $R_3$  (and  $R_7$  and  $R_8$ ).
- 2. Two or more amplifier stages must be used to allow for sufficient loop gain.
- 3. Additional low-pass and high-pass filters can be added to further reduce noise.
- 4. Capacitors C<sub>4</sub> and C<sub>8</sub> filter noise by decreasing the bandwidth of the circuit and help stabilize the amplifiers.
- 5. RC filters on the output of the amplifiers (for example, R<sub>6</sub> and C<sub>5</sub>) are required to reduce the total integrated noise of the amplifier.
- 6. The maximum gain of the circuit can be affected by the cutoff frequencies of the filters. The cutoff frequencies may need to be adjusted to achieve the desired gain.



1. Choose large–valued capacitors C<sub>1</sub>, C<sub>5</sub>, and C<sub>9</sub> for the low–pass filters. These capacitors should be selected first since large–valued capacitors have limited standard values to select from compared to standard resistor values.

$$C_1 = C_5 = C_9 = 10 \mu F$$

2. Calculate resistor values for R<sub>1</sub>, R<sub>6</sub>, and R<sub>11</sub> to form the low–pass filters.

$$R_1 = R_6 = R_{11} = \frac{1}{2\pi \times f_L \times C_1} = \frac{1}{2\pi \times 0.7 Hz \times 10 \mu F} = 1.592 kΩ$$
  
Choose  $R_1 = R_6 = R_{11} = 1.5 kΩ$  (Standard value)

3. Select capacitor values for  $C_2$ ,  $C_3$ ,  $C_6$ , and  $C_7$  for the high–pass filters.

$$C_2 = C_3 = C_6 = C_7 = 33 \mu F$$

4. Calculate the resistor values for R<sub>4</sub> and R<sub>9</sub> for the high-pass filters.

$$R_4=R_9=rac{1}{2\pi imes f_H imes C_2}=rac{1}{2\pi imes 10 Hz imes 33 \mu F}=6$$
 . 89kΩ  
Choose  $R_4=R_9=6$  . 81kΩ (Standard value)

 Set the common–mode voltage of the amplifier to mid–supply using a voltage divider. The equivalent resistance of the voltage divider should be equal to R<sub>4</sub> to properly set the corner frequency of the high–pass filter.

$$R_2 = R_3 = R_7 = R_8 = 2 \times R_4 = 2 \times 6 \cdot 81$$
kΩ = 13 · 62kΩ Choose  $R_2 = R_3 = R_7 = R_8 = 13 \cdot 7$ kΩ (Standard value)

6. Calculate the gain required by each gain stage to achieve the total gain requirement. Distribute the total gain target of the circuit evenly between both gain stages.

Gain = 
$$\frac{90dB}{2}$$
 = 45dB = 177 . 828 $\frac{V}{V}$ 

7. Calculate R<sub>5</sub> to set the gain of the first stage.

$$R_5=(Gain-1)\times R_4=(177.828\frac{V}{V}-1)\times 6$$
 .  $81k\Omega=1$  .  $204M\Omega$  Choose  $1.2M\Omega$ 

8. Calculate C<sub>4</sub> to set the low-pass filter cut off frequency.

$$\begin{array}{c} C_4 = \frac{1}{2\pi \times R_5 \times f_L} = \frac{1}{2\pi \times 1.2 \text{MHz} \times 10 \text{Hz}} = 13.263 \text{nF} \\ \text{Choose} \ \ C_4 = 15 \text{nF} \end{array}$$

9. Since the gain and cut off frequency of the first gain stage is equal to the second gain stage, set all component values of both stages equal to each other.

$$\begin{array}{l} \mathsf{R}_1 = \mathsf{R}_6 = \mathsf{5k}\Omega \\ \mathsf{R}_7 = \mathsf{R}_8 = \mathsf{13} \:.\: \mathsf{7k}\Omega \\ \mathsf{R}_9 = \mathsf{R}_4 = \mathsf{6} \:.\: \mathsf{81k}\Omega \\ \mathsf{R}_{10} = \mathsf{R}_5 = \mathsf{1} \:.\: \mathsf{2M}\Omega \\ \mathsf{C}_8 = \mathsf{C}_4 = \mathsf{15nF} \end{array}$$


10. Calculate R<sub>11</sub> to set the cut off frequency of the low–pass filter at the output of the circuit.

$$\begin{array}{c} R_{11} = \frac{1}{2\pi \times C_9 \times f_L} = \frac{1}{2\pi \times 10 \mu F \times 10 Hz} = 1 \text{ . } 592 k\Omega \\ \text{Choose} \quad R_{11} = 1 \text{ . } 5 k\Omega \end{array}$$




#### **Design Simulations**

#### **AC Simulation Results**



#### **Noise Simulation Results**





#### References:

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SBOC524
- 3. TI Precision Labs

#### **Design Featured Op Amp**

TLV9062		
V <sub>ss</sub>	1.8V to 5.5V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	0.3mV	
l <sub>q</sub>	538µA	
I <sub>b</sub>	0.5pA	
UGBW	10MHz	
SR	6.5V/µs	
#Channels	1,2,4	
www.ti.com/product/tlv9062		

#### **Design Alternate Op Amp**

OPA376			
$V_{ss}$	2.2V to 5.5V		
V <sub>inCM</sub>	V <sub>ee</sub> to V <sub>cc</sub> -1.3V		
$V_{ m out}$	Rail-to-rail		
V <sub>os</sub>	5µV		
l <sub>q</sub>	760μA/Ch		
l <sub>b</sub>	0.2pA		
UGBW	5.5MHz		
SR	2V/μs		
#Channels	1, 2, 4		
http://www.ti.com	http://www.ti.com/product/opa376		




## Temperature sensing with NTC circuit

#### **Design Goals**

Tempe	erature	Output	Voltage		Supply	
T <sub>Min</sub>	T <sub>Max</sub>	$V_{outMin}$	$V_{\text{outMax}}$	$V_{dd}$	V <sub>ee</sub>	V <sub>ref</sub>
25 ℃	50 °C	0.05V	3.25V	3.3V	0V	1.659V

#### **Design Description**

This temperature sensing circuit uses a resistor in series with a negative—temperature—coefficient (NTC) thermistor to form a voltage divider, which has the effect of producing an output voltage that is linear over temperature. The circuit uses an op amp in a non–inverting configuration with inverting reference to offset and gain the signal, which helps to utilize the full ADC resolution and increase measurement accuracy.



#### **Design Notes**

- Use the op amp in a linear operating region. Linear output swing is usually specified under the A<sub>OL</sub> test conditions.
- 2. The connection, Vin, is a positive temperature coefficient output voltage. To correct an NTC output voltage, switch the position of R<sub>1</sub> and the NTC thermistor.
- 3. R<sub>1</sub> is chosen based on the temperature range and the NTC's value.
- 4. V<sub>ref</sub> can be created using a DAC or voltage divider. If a voltage divider is used the equivalent resistance of the voltage divider will influence the gain of the circuit.
- 5. Using high value resistors can degrade the phase margin of the amplifier and introduce additional noise in the circuit. It is recommended to use resistor values around 10 k $\Omega$  or less.
- 6. A capacitor placed in parallel with the feedback resistor will limit bandwidth, improve stability and help reduce noise.



#### **Design Steps**

$$V_{\text{out}} = V_{\text{dd}} imes rac{R_1}{R_{ ext{NTC}} + R_1} imes rac{R_2 + R_3}{R_2} - rac{R_3}{R_2} imes V_{ ext{ref}}$$

1. Calculate the value of  $R_1$  to produce a linear output voltage. Use the minimum and maximum values of the PTC to obtain a range of values for  $R_1$ .

$$\begin{split} R_{\text{NTC\_max}} &= R_{\text{NTC @ 25^{\circ}C}} = 2.252 \text{ k}\Omega, \quad R_{\text{NTC\_min}} = R_{\text{NTC @ 50^{\circ}C}} = 819.7 \ \Omega \\ R_{1} &= \sqrt{R_{\text{NTC @ 25^{\circ}C}} \times R_{\text{NTC @ 50^{\circ}C}}} = \sqrt{2.252 \text{ k}\Omega \times 819.7 \ \Omega} = 1.359 \text{ k}\Omega \approx 1.37 \text{ k}\Omega \end{split}$$

2. Calculate the input voltage range.

$$\begin{split} &V_{\text{inMin}}\!=V_{\text{dd}} \times \frac{R_{1}}{R_{\text{NTC\_max}}+R_{1}} = 3.3 \text{ V} \times \frac{1.37 \text{ k}\Omega}{2.252 \text{ k}\Omega + 1.37 \text{ k}\Omega} = 1.248 \text{ V} \\ &V_{\text{inMax}}\!=V_{\text{dd}} \times \frac{R_{1}}{R_{\text{NTC\_min}}+R_{1}} = 3.3 \text{ V} \times \frac{1.37 \text{ k}\Omega}{819.7 \Omega + 1.37 \text{ k}\Omega} = 2.065 \text{ V} \end{split}$$

3. Calculate the gain required to produce the maximum output swing.

$$G_{\text{ideal}} = \frac{V_{\text{outMax}} - V_{\text{outMin}}}{V_{\text{inMax}} - V_{\text{inMin}}} = \frac{3.25 \text{ V} - 0.05 \text{ V}}{2.065 \text{ V} - 1.248 \text{ V}} = 3.917 \frac{\text{V}}{\text{V}}$$

4. Select R<sub>2</sub> and calculate R<sub>3</sub> to set the gain in Step 3.

$$Gain = \frac{R_2 + R_3}{R_2}$$

$$R_2 = 1 k\Omega$$
 (Standard value)

$$R_3 = R_2 \times (G_{\text{ideal}} - 1) = 1 \text{ k}\Omega \times (3.917 \frac{V}{V} - 1) = 2.917 \text{ k}\Omega$$

Choose 
$$R_3 = 2.87 \text{ k}\Omega$$
 (Standard value)

5. Calculate the actual gain based on standard values of R<sub>2</sub> and R<sub>3</sub>.

$$G_{actual}\!=\frac{R_2+R_3}{R_2}\!=\frac{1\,k\Omega+2.87\,k\Omega}{1\,k\Omega}\!=3.87\,\frac{V}{V}$$

6. Calculate the output voltage swing based on the actual gain.

$$V_{\text{out\_swing}} = (V_{\text{inMax}} - V_{\text{inMin}}) \times G_{\text{actual}} = (2.065 \text{ V} - 1.248 \text{ V}) \times 3.87 \text{ } \frac{\text{V}}{\text{V}} = 3.162 \text{ V}$$

7. Calculate the maximum output voltage when the output voltage is symmetrical around mid-supply.

$$V_{\text{outMax}} = V_{\text{mid-supply}} + \frac{V_{\text{out\_swing}}}{2} = \frac{V_{\text{dd}} - V_{\text{ee}}}{2} + \frac{V_{\text{out\_swing}}}{2} = \frac{3.3 \text{ V} - 0 \text{ V}}{2} + \frac{3.162 \text{ V}}{2} = 3.231 \text{ V}$$


8. Calculate the reference voltage.

$$\begin{split} &V_{\text{outMax}} = V_{\text{inMax}} \times G_{\text{actual}} - \frac{R_3}{R_2} \times V_{\text{ref}} \\ &3.231 \text{ V} = 2.065 \text{ V} \times 3.87 \frac{\text{V}}{\text{V}} - \frac{2.87 \text{ k}\Omega}{1 \text{ k}\Omega} \times V_{\text{ref}} \\ &V_{\text{ref}} = \frac{2.065 \text{ V} \times 3.87 \frac{\text{V}}{\text{V}} - 3.231 \text{ V}}{\frac{2.87 \text{ k}\Omega}{4 \text{ k}\Omega}} = 1.659 \text{ V} \end{split}$$




#### **Design Simulations**

#### **DC Transfer Results**



#### **AC Simulation Results**





#### References:

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SBOMAV6
- 3. TI Precision Labs

#### **Design Featured Op Amp:**

TLV9002		
V <sub>cc</sub>	1.8 V to 5.5 V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	1.5mV	
l <sub>q</sub>	0.06mA	
I <sub>b</sub>	5pA	
UGBW	1MHz	
SR	2V/μs	
#Channels	1, 2, 4	
http://www.ti.com/product/TLV9002		

#### Design Alternate Op Amp:

OPA333		
V <sub>cc</sub>	1.8 V to 5.5 V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	2μV	
I <sub>q</sub>	17μΑ	
I <sub>b</sub>	70pA	
UGBW	350kHz	
SR	0.16V/µs	
#Channels	1, 2, 4	
http://www.ti.com/product/OPA333		



SBOA322-December 2018


## Temperature sensing with PTC circuit

#### **Design Goals**

Tempo	erature	Output	voltage		Supply	
T <sub>Min</sub>	T <sub>Max</sub>	$V_{outMin}$	$V_{\text{outMax}}$	$V_{dd}$	V <sub>ee</sub>	V <sub>ref</sub>
0 ℃	50 °C	0.05V	3.25V	3.3V	0V	1.646V

#### **Design Description**

This temperature sensing circuit uses a resistor in series with a positive–temperature–coefficient (PTC) thermistor to form a voltage–divider, which has the effect of producing an output voltage that is linear over temperature. The circuit uses an op amp in a non–inverting configuration with inverting reference to offset and amplify the signal, which helps to utilize the full ADC resolution and increase measurement accuracy.



#### **Design Notes**

- Use the op amp in a linear operating region. Linear output swing is usually specified under the A<sub>OL</sub> test conditions.
- 2. The connection, V<sub>in</sub>, is a positive temperature coefficient output voltage. To correct a negative–temperature–coefficient (NTC) output voltage, switch the position of R<sub>1</sub> and PTC resistor.
- 3. Choose R<sub>1</sub> based on the temperature range and the PTC's value.
- 4. V<sub>ref</sub> can be created using a DAC or voltage divider. If a voltage divider is used the equivalent resistance of the voltage divider will alter the gain of the circuit and should be accounted for.
- 5. Using high–value resistors can degrade the phase margin of the amplifier and introduce additional noise in the circuit. It is recommended to use resistor values around  $10k\Omega$  or less.
- 6. A capacitor placed in parallel with the feedback resistor will limit bandwidth, improve stability and help reduce noise.



#### **Design Steps**

$$V_{out} = V_{dd} imes rac{R_{PTC}}{R_{PTC} + R_1} imes rac{R_2 + R_3}{R_2} - rac{R_3}{R_2} imes V_{ref}$$

1. Calculate the value of R<sub>1</sub> to produce a linear output voltage. Use the minimum and maximum values of the PTC to obtain a range of values for R<sub>1</sub>.

$$\begin{split} R_{\text{PTC\_Max}} &= R_{\text{PTC @ 50}^{\circ}\text{C}} = 11.611 \text{ k}\Omega \\ R_{\text{PTC\_Min}} &= R_{\text{PTC @ 0}^{\circ}\text{C}} = 8.525 \text{ k}\Omega \\ R_{1} &= \sqrt{R_{\text{PTC @ 0}^{\circ}\text{C}}} \times R_{\text{PTC @ 50}^{\circ}\text{C}} = \sqrt{8.525 \text{ k}\Omega \times 11.611 \text{ k}\Omega} = 9.95 \text{ k}\Omega \approx 10 \text{ k}\Omega \end{split}$$

2. Calculate the input voltage range.

$$\begin{array}{c} V_{inMin} = V_{dd} \times \frac{R_{PTC\_Min}}{R_{PTC\_Min} + R_1} = 3.3 \text{ V} \times \frac{8.525 \text{ k}\Omega}{8.525 \text{ k}\Omega + 10 \text{ k}\Omega} = 1.519 \text{ V} \\ V_{inMax} = V_{dd} \times \frac{R_{PTC\_Max}}{R_{PTC\_Max} + R_1} = 3.3 \text{ V} \times \frac{11.611 \text{ k}\Omega}{11.611 \text{ k}\Omega + 10 \text{ k}\Omega} = 1.773 \text{ V} \end{array}$$

3. Calculate the gain required to produce the maximum output swing.

$$G_{ideal} = \frac{V_{outMax} - V_{outMin}}{V_{inMax} - V_{inMin}} = \frac{3.25 \text{ V} - 0.05 \text{ V}}{1.773 \text{ V} - 1.519 \text{ V}} = 12.598 \frac{\text{V}}{\text{V}}$$

4. Select R<sub>2</sub> and calculate R<sub>3</sub> to set the gain calculated in Step 3.

Gain = 
$$\frac{R_2 + R_3}{R_2}$$
  
 $R_2 = 1 \text{ k}\Omega$   
 $R_3 = R_2 \times (G_{\text{ideal}} - 1) = 1 \text{ k}\Omega \times (12.598 - 1) = 11.598 \text{ k}\Omega$   
Choose  $R_3 = 11.5 \text{ k}\Omega$  (Standard value)

5. Calculate the actual gain based on standard values of R<sub>2</sub> and R<sub>3</sub>.

$$G_{actual}=rac{R_2+R_3}{R_2}=rac{1~k\Omega+11.5~k\Omega}{1~k\Omega}=12.5~rac{V}{V}$$

6. Calculate the output voltage swing based on the actual gain.

$$V_{out\_swing} = (V_{inMax} - V_{inMin}) \times G_{actual} = (1.773 \ V - 1.519 \ V) \times 12.5 \ \tfrac{V}{V} = 3.175 \ V$$

7. Calculate the maximum output voltage when the output voltage is symmetrical around mid-supply.

$$V_{outMax} = V_{mid-supply} + \frac{V_{out.swing}}{2} = \frac{V_{dd} - V_{ee}}{2} + \frac{V_{out.swing}}{2} = \frac{3.3 \text{ V} - 0 \text{ V}}{2} + \frac{3.175 \text{ V}}{2} = 3.238 \text{ V}$$


8. Calculate the reference voltage.

$$\begin{split} V_{\text{outMax}} &= V_{\text{inMax}} \times G_{\text{actual}} - \frac{R_3}{R_2} \times V_{\text{ref}} \\ &3.238 \text{ V} = 1.773 \text{ V} \times 12.5 \frac{\text{V}}{\text{V}} - \frac{11.5 \text{ k}\Omega}{1 \text{ k}\Omega} \times V_{\text{ref}} \\ V_{\text{ref}} &= \frac{1.773 \text{ V} \times 12.5 \frac{\text{V}}{\text{V}} - 3.238 \text{ V}}{\frac{11.5 \text{ k}\Omega}{1 \text{ k}\Omega}} = 1.646 \text{ V} \end{split}$$




#### **Design Simulations**

#### **DC Transfer Results**



#### **AC Simulation Results**





#### References:

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SBOMAV5
- 3. TI Precision Labs

#### **Design Featured Op Amp**

TLV9002		
V <sub>cc</sub>	1.8 V to 5.5 V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>out</sub>	Rail-to-rail	
V <sub>os</sub>	1.5mV	
I <sub>q</sub>	0.06mA	
I <sub>b</sub>	5pA	
UGBW	1MHz	
SR	2V/μs	
#Channels	1, 2, 4	
http://www.ti.com/product/TLV9002		

#### **Design Alternate Op Amp**

OPA333			
V <sub>cc</sub>	1.8 V to 5.5 V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	2µV		
I <sub>q</sub>	17μΑ		
I <sub>b</sub>	70pA		
UGBW	350kHz		
SR	0.16V/µs		
#Channels	1, 2, 4		
http://www.ti.com	http://www.ti.com/product/OPA333		



# Differential input to differential output circuit using a fully-differential amplifier


#### **Design Goals**

Input Output		Supply	
Differential	Differential	V <sub>cc</sub>	$V_{ee}$
1Vpp	16Vpp	10V	0V

Output Common-Mode	3dB Bandwidth	AC Gain (Gac)
5V	3MHz	16V/V

#### **Design Description**

This design uses a fully differential amplifier (FDA) as a differential input to differential output amplifier.





#### **Design Notes**

- 1. The ratio R2/R1, equal to R4/R3, sets the gain of the amplifier.
- 2. For a given supply, the output swing for and FDA is twice that of a single ended amplifier. This is because a fully differential amplifier swings both terminals of the output, instead of swinging one and fixing the other to either ground or a Vref. The minimum voltage of an FDA is therefore achieved when Vout+ is held at the negative rail and Vout- is held at the positive rail, and the maximum is achieved when Vout+ is held at the positive rail and Vout- is held at the negative rail.
- 3. FDAs are useful for noise sensitive signals, since noise coupling equally into both inputs will not be amplified, as is the case in a single ended signal referenced to ground.
- 4. The output voltages will be centered about the output common-mode voltage set by Vocm.
- 5. Both feedback paths should be kept symmetrical in layout.



#### **Design Steps**

• Set the ratio R2/R1 to select the AC voltage gain. To keep the feedback paths balanced,

$$R_1 = R_3 = 1k\Omega$$
 (Standard Value)

$$R_2 = R_4 = R_1 \cdot (G_{AC}) = 1 k \Omega \cdot \left(16 \frac{V}{V}\right) = 16 k \Omega \text{ (Standard Value)}$$

 Given the output rails of 9.8V and 0.2V for Vs = 10V, verify that 16Vpp falls within the output range available for V<sub>ocm</sub> = 5V.

In normal operation:

$$AmpV_{IN+} = AmpV_{IN-}$$

$$V_{OUT+} - V_{ocm} = V_{ocm} - V_{OUT-}$$

$$V_{OUT} = V_{OUT+} - V_{OUT-}$$

· Rearrange to solve for each output voltage in edge conditions

$$V_{OUT-} = 2V_{ocm} - V_{OUT+}$$

$$V_{OUT-} = V_{OUT+} - V_{OUT}$$

$$2V_{OUT+} = 2V_{ocm} + V_{OUT}$$

$$V_{OUT+} = V_{ocm} + \frac{V_{OUT}}{2}$$

$$V_{OUT-} = V_{ocm} - \frac{V_{OUT}}{2}$$

• Verifying for Vout = +8V and Vocm = +5V,

$$V_{OUT+} = 5 + \frac{8}{2} = 9V < 9.8V$$

$$V_{OUT-} = 5 - \frac{8}{2} = 1V > 0.2V$$

• Verifying for Vout = -8V and Vocm = +5V,

$$V_{OUT+} = 5 + \frac{-8}{2} = 1V > 0.2V$$

$$V_{OUT-} = 5 - \frac{-8}{2} = 9V > 9.8V$$



Note that the maximum swing possible is:

$$(9.8V - 0.2V) - (0.2V - 9.8V) = 18.4V_{pp}$$
, or  $\pm 9.4V$ 


 Use the input common mode voltage range of the amplifier and the feedback resistor divider to find the signal input range when the output range is 1V to 9V. Due to symmetry, calculation of one side is sufficient.

$$\begin{split} & \text{Min}(\text{AmpV}_{\text{IN+}}) = \text{Min}(\text{AmpV}_{\text{IN-}}) = \text{Vee} - 0.1 \text{V} = -0.1 \text{V} \\ & \text{Max}(\text{AmpV}_{\text{IN+}}) = \text{Max}(\text{AmpV}_{\text{IN-}}) = \text{Vcc} - 1.1 \text{V} = 8.9 \text{V} \\ & \frac{\text{AmpV}_{\text{IN-}} - \text{V}_{\text{IN-}}}{R_1} = \frac{\text{V}_{\text{OUT+}} - \text{AmpV}_{\text{IN-}}}{R_2} \\ & \text{V}_{\text{IN-}} = \text{AmpV}_{\text{IN-}} - \frac{\text{V}_{\text{OUT+}} - \text{AmpV}_{\text{IN-}}}{\frac{R_2}{R_1}} \\ & \text{Min}(\text{V}_{\text{IN-}}) = -0.1 \text{V} - \frac{9 \text{V} - (-0.1 \text{V})}{16 \frac{\text{V}}{\text{V}}} = -0.65 \text{V} \\ & \text{Max}(\text{V}_{\text{IN-}}) = 8.9 \text{V} + \frac{8.9 \text{V} - 1 \text{V}}{16 \frac{\text{V}}{\text{V}}} = 9.4 \text{V} \end{split}$$




#### **Design Simulations**

#### **AC Simulation Results**



#### **Transient Simulation Results**





#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library. See the TIDA-01036 tool folder for more information.

#### **Design Featured Op Amp**

THS4561		
V <sub>ss</sub>	3V to 13.5V	
V <sub>inCM</sub>	Vee-0.1V to Vcc-1.1V	
V <sub>out</sub>	Vee+0.2V to Vcc-0.2	
V <sub>os</sub>	TBD	
I <sub>q</sub>	TBD	
I <sub>b</sub>	TBD	
UGBW	70MHz	
SR	4.4V/µs	
#Channels	1	
http://www.ti.com/product/THS4561		

#### **Design Alternate Op Amp**

THS4131		
V <sub>ss</sub>	5V to 33V	
V <sub>inCM</sub>	Vee+1.3V to Vcc-0.1V	
V <sub>out</sub>	Varies	
V <sub>os</sub>	2mV	
I <sub>q</sub>	14mA	
I <sub>b</sub>	2uA	
UGBW 80MHz		
SR	52V/µs	
#Channels	1	
http://www.ti.com/product/THS4131		



## Single-ended input to differential output circuit using a fully-differential amplifier


#### **Design Goals**

Input	Output	Supply V <sub>cc</sub> V <sub>ee</sub>	
Single-Ended	Differential		
0V to 1V	0V to 1V 16Vpp		0V

Output Common-Mode	3dB Bandwidth	AC Gain (Gac)
5V	3MHz	16V/V

#### **Design Description**

This design uses a fully-differential amplifier (FDA) as a single-ended input to differential output amplifier.





#### **Design Notes**

- 1. The ratio  $R_4/R_3$ , equal to  $R_2/(R_5||R_6)$ , sets the gain of the amplifier.
- 2. The main difference between a single-ended input and a differential input is that the available input swing is only half. This is because one of the input voltages is fixed at a reference.
- 3. It is recommended to set this reference to mid-input signal range, rather than the min-input, to induce polarity reversal in the measured differential input. This preserves the ability of the outputs to crossover, which provides the doubling of output swing possible with an FDA.
- 4. The impedance of the reference voltage must be equal to the signal input resistor. This can be done by creating a resistor divider with a Thevnin equivalent of the correct reference voltage and impedance.

#### **Design Steps**

• Find the resistor divider with that produces a 0.5V, 1-k $\Omega$  reference from Vs = 10V.

$$\begin{split} &\frac{R_6}{R_5 + R_6} = F - \frac{0.5V}{10V} - \frac{R_5 \cdot R_6}{R_5 + R_6} - E = 1 \, k\Omega \\ &R_6 = FR_5 + FR_6 \\ &R_6 \left(1 - F\right) = FR_5 \\ &R_5 - \frac{R_6 \left(1 - F\right)}{F} \\ &\frac{R_6 \left(1 - F\right) / F \cdot R_6}{R_6 \left(1 - F\right) / F + R_6} - E \\ &\frac{R_6^2 \cdot \left(1 - F\right) / F}{\left(R_6 / F - R_6\right) + R_6} - E \\ &\frac{R_6^2 \cdot \left(1 - F\right) / F}{R_6 / F} - E \\ &R_6 \cdot \left(1 - F\right) - E \\ &R_6 \cdot \left(1 - F\right) - E \\ &R_6 - \frac{E}{1 - F} - \frac{1 \, k\Omega}{1 - 0.05} - 1.05 \, k\Omega \\ &R_5 - \frac{1.05 \Omega \left(1 - 0.05\right)}{0.05} - 20 \, k\Omega \end{split}$$

Verify that the minimum input of 0V and the maximum input of 1-V result in an output within the 9.4-V range available for Vocm = 5V.

Since the resistor divider acts like a 0.5V reference, the measured differential input for a 0-V  $V_{\text{IN}}$  is:

$$V_{IN} = 0V - 0.5V = -0.5V$$

· The output is:

$$-0.5V \cdot \frac{16V}{V} -8V > -9.8V$$

Likewise, for a 1-V input:

$$V_{IN} = 1V - 0.5V = 0.5V$$


$$0.5V \cdot \frac{16V}{V} = 8V < 9.8V$$

**NOTE:** With a reference voltage of 0V, a 1-V input results in an output voltage greater than the maximum output range of the amplifier.




#### **Design Simulations**

#### **AC Simulation Results**



#### **Transient Simulation Results**





#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See the TI Precision Labs video – Op Amps: Fully Differential Amplifiers – Designing a Front-End Circuit for Driving a Differential Input ADC, for more information.

#### **Design Featured Op Amp**

THS4561			
V <sub>ss</sub>	3V to 13.5V		
V <sub>inCM</sub>	Vee-0.1V to Vcc-1.1V		
V <sub>out</sub>	Vee+0.2V to Vcc-0.2		
V <sub>os</sub>	TBD		
I <sub>q</sub>	TBD		
I <sub>b</sub>	TBD		
UGBW	70MHz		
SR	4.4V/μs		
#Channels	1		
http://www.ti.com/product/THS4561			

#### **Design Alternate Op Amp**

THS4131			
V <sub>ss</sub>	5V to 33V		
V <sub>inCM</sub>	Vee+1.3V to Vcc-0.1V		
V <sub>out</sub>	Varies		
V <sub>os</sub>	2mV		
I <sub>q</sub>	14mA		
I <sub>b</sub>	2uA		
UGBW	80MHz		
SR	52V/µs		
#Channels 1			
http://www.ti.com/product/THS4131			



SBOA317-July 2018


## Signal and clock restoration circuit

#### **Design Goals**

Supply		Attenuated Input Signal		
V <sub>cc</sub>	V <sub>ee</sub>	V <sub>i</sub>	V <sub>cm</sub>	f
5V	0V	200mV <sub>p-p</sub>	2.5V	20MHz

#### **Design Description**

The signal restoration circuit is used in digital systems to retrieve distorted clock or data waveforms. These clock and data signals can be attenuated and distorted on long traces due to stray capacitance, stray inductance, or reflections on transmission lines. The comparator is used to sense the attenuated and distorted input signal and convert it to a full scale digital output signal.



#### **Design Notes**

- 1. Select a comparator with low input offset voltage and fast propagation delay.
- 2. A comparator with a toggle frequency larger than the input signal frequency should be used in order to properly process the incoming digital signal. A margin of 30% is sufficient.
- 3. If level translation is also required, use a comparator with seperate input and output supplies.
- 4. If a differential output is required, use a comparator with a compatible output stage such as the LVDS compatible output on the LMH7220.



#### **Design Steps**

1. Calculate the maximum toggle frequency of the comparator to ensure it can process the 20MHz input signal.

$$f_{max} = (t_{rise} + t_{fall} + t_{pd\_hl} + t_{pd\_lh})^{-1}$$
 $f_{max} = (1.3ns + 1.25ns + 7ns + 7ns)^{-1} = 35.4 \text{ MHz}$ 

2. Set the inverting input of the comparator to the common mode voltage of 2.5V through the resistor divider  $R_1$ ,  $R_2$ .

$$\begin{split} &V_{\text{cm}} = (V_{\text{cc}}) \ x \ (\frac{R_2}{R_1 + R_2}) = 2.5 V \\ &(\frac{R_2}{R_1 + R_2}) = \frac{1}{2} \end{split}$$


- 3. Set  $R_1 = R_2 = 100k$ .
- 4. Set the noninverting input of the comparator to the input data signal.



#### www.ti.com

#### **Design Simulations**

#### **Transient Simulation Results**





#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit spice simulation file, SNOM661.

For more information on many comparator topics including hysteresis, propagation delay and input common mode range please see, TI Precision Labs.

#### **Design Featured Comparator**

LMV7219			
V <sub>ss</sub>	2.7V to 5V		
V <sub>inCM</sub>	Rail-to-rai		
t <sub>pd</sub>	7ns		
V <sub>os</sub>	1mV		
V <sub>HYS</sub>	7mV		
I <sub>q</sub>	0.9mA		
Output Type	Push-Pull		
#Channels	1		
www.ti.com/product/lmv7219			

#### **Design Alternate Comparator**

	TLV3501	LMH7220
V <sub>ss</sub>	2.7 to 5.5V	2.7V to 12V
V <sub>inCM</sub>	Rail-to-rail	Rail-to-rail
t <sub>pd</sub>	4.5ns	2.9ns
V <sub>os</sub>	1mV	9.5mV
V <sub>HYS</sub>	6mV	na
I <sub>q</sub>	3.2mA	6.8
Output Type	Push-Pull	LVDS
#Channels	1	1
	www.ti.com/product/tlv 3501	www.ti.com/product/lm h7220



## Comparator with and without hysteresis circuit


#### **Design Goals**

Input		Out	put		Supply	
$V_{iMin}$	$V_{iMax}$	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	$V_{ee}$	$V_{ref}$
0V	5V	0V	5V	5V	0V	5V

V <sub>L</sub> (Lower Threshold)	V <sub>H</sub> (Upper Threshold)	$V_H - V_L$
2.3V	2.7V	0.4V

#### **Design Description**

Comparators are used to compare two different signal levels and create an output based on the input with the higher input voltage. Noise or signal variation at the comparison threshold will cause the comparator output to have multiple output transitions. Hysteresis sets upper- and lower-threshold voltages to eliminate the multiple transitions caused by noise.



#### **Design Notes**

- 1. Use a comparator with low quiescent current to reduce power consumption.
- 2. The accuracy of the hysteresis threshold voltages are related to the tolerance of the resistors used in the circuit.
- 3. The propagation delay is based on the specifications of the selected comparator.



#### **Design Steps**

- 1. Select components for the comparator with hysteresis.
  - a. Select V<sub>L</sub>, V<sub>H</sub>, and R<sub>1</sub>.

$$V_L = 2.3V$$

$$V_H = 2.7V$$

$$R_1 = 100k\Omega$$
 (Standard Value)

b. Calculate R<sub>2</sub>.

$$R_2 = \frac{V_L}{V_{cc} - V_H} \times R_1 = \frac{2.3V}{5V - 2.7V} \times 100 k\Omega = 100 k\Omega$$
 (Standard Value)

c. Calculate R<sub>3</sub>

$$R_3 = \frac{V_L}{V_H - V_L} \times R_1 = \frac{2.3V}{2.7V - 2.3V} \times 100 k\Omega = 575 k\Omega \approx 576 k\Omega$$
 (Standard Value)

d. Verify hysteresis width.

$$\begin{split} &V_H - V_L = \frac{R_1 \times R_2}{(R_3 \times R_1) + (R_3 \times R_2) + (R_1 \times R_2)} \times V_{cc} \\ &= \frac{100 k\Omega \times 100 k\Omega}{(576 k\Omega \times 100 k\Omega) + (576 k\Omega \times 100 k\Omega) + (100 k\Omega \times 100 k\Omega)} \times 5V = 0 \; . \; 399V \end{split}$$

- 2. Select components for comparator without hysteresis.
  - a. Select  $V_{th}$  and  $R_4$ .

$$V_{th} = 2.5V$$

$$R_4 = 100k\Omega$$
 (Standard Value)


b. Calculate R<sub>5</sub>.

$$R_5 = \frac{V_{th}}{V_{cc} - V_{th}} \times R_4 = \frac{2.5 V}{5 V - 2.5 V} \times 100 k\Omega = 100 k\Omega$$
 (Standard Value)




#### **Design Simulations**

#### **Transient Simulation Results**



Noise Only Present From 0s to 120µs



Zoomed in From 40µs to 110µs



#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See the circuit SPICE simulation file SBOC515.

See TIPD144, www.ti.com/tool/tipd144.

#### **Design Featured Comparator**

TLV3201		
V <sub>cc</sub>	2.7V to 5.5V	
V <sub>inCM</sub>	Extends 200mV beyond either rail	
V <sub>out</sub>	(V <sub>ee</sub> +230mV) to (V <sub>cc</sub> -210mV) @ 4mA	
V <sub>os</sub>	1mV	
I <sub>q</sub>	40μΑ	
I <sub>b</sub>	1pA	
UGBW	-	
SR	-	
#Channels	1, 2	
www.ti.com/product/tlv3201		

#### **Revision History**

Revision	Date	Change	
Α	February 2019	Downscale the title and changed title role to 'Amplifiers'. Added links to circuit cookbook landing page and SPICE simulation file.	




### High-side current sensing with comparator circuit

#### **Design Goals**

Load Current (I <sub>L</sub> )		System Supply (V <sub>s</sub> )	Comparator Output Status	
Over Current (I <sub>OC</sub> ) Recovery Current (I <sub>RC</sub> )		Typical	Over Current	Normal Operation
1 A	0.5 A	10 V	V <sub>OL</sub> < 0.4 V	$V_{OH} = V_{PU} = 3.3 \text{ V}$

#### **Design Description**

This high-side, current sensing solution uses one comparator with a rail-to-rail input common mode range to create an over-current alert (OC-Alert) signal at the comparator output (COMP OUT) if the load current rises above 1A. The OC-Alert signal in this implementation is active low. So when the 1A threshold is exceeded, the comparator output goes low. Hysteresis is implemented such that OC-Alert will return to a logic high state when the load current reduces to 0.5A (a 50% reduction). This circuit utilizes an open-drain output comparator in order to level shift the output high logic level for controlling a digital logic input pin. For applications needing to drive the gate of a MOSFET switch, a comparator with a push-pull output is preferred.



#### **Design Notes**

- 1. Select a comparator with rail-to-rail input common mode range to enable high-side current sensing.
- 2. Select a comparator with an open-drain output stage for level-shifting.
- 3. Select a comparator with low input offset voltage to optimize accuracy.
- 4. Calculate the value for the shunt resistor ( $R_6$ ) so the shunt voltage ( $V_{SHUNT}$ ) is at least ten times larger than the comparator offset voltage ( $V_{IO}$ ).




#### **Design Steps**

 Select value of R<sub>6</sub> so V<sub>SHUNT</sub> is at least 10x greater than the comparator input offset voltage (V<sub>IO</sub>). Note that making R<sub>6</sub> very large will improve OC detection accuracy but will reduce supply headroom.


$$\begin{split} &V_{SHUNT} = (I_{OC} \times R_6) \geq 10 \times V_{IO} = 55 mV \\ set &R_6 = 100 m\Omega \quad for \quad I_{OC} = 1A \quad \& \quad V_{IO} = 5.5 mV \end{split}$$

2. Determine the desired switching thresholds for when the comparator output will transition from high-to-low ( $V_L$ ) and low-to-high ( $V_H$ ).  $V_L$  represents the threshold when the load current crosses the OC level, while  $V_H$  represents the threshold when the load current recovers to a normal operating level.

$$V_L = V_S - (I_{OC} \times R_6) = 10 - (1 \times 0.1) = 0.9V$$
  
 $V_H = V_S - (I_{RC} \times R_6) = 10 - (0.5 \times 0.1) = 0.95V$ 




3. With the non-inverting input pin of the comparator labeled as V<sub>TH</sub> and the comparator output in a logic low state (ground), derive an equation for V<sub>TH</sub> where V<sub>H</sub> represents the load voltage (V<sub>LOAD</sub>) when the comparator output transitions from low to high. Note that the simplified diagram for deriving the equation shows the comparator output as ground (logic low).



$$V_{TH} = V_H \times (\frac{R_2}{R_1 + R_2})$$

4. With the non-inverting input pin of the comparator labeled as V<sub>TH</sub> and the comparator output in a high-impedance state, derive an equation for V<sub>TH</sub> where V<sub>L</sub> represents the load voltage (V<sub>LOAD</sub>) when the comparator output transitions from high to low. Applying "superposition" theory to solve for V<sub>TH</sub> is recommended.



$$V_{TH}\!=V_L\,x\,(rac{R_2+R_3}{R_1\!+R_2\!+R_3})+V_{PU}\,x\,(rac{R_1}{R_1\!+R_2\!+R_3})$$

5. Eliminate variable  $V_{TH}$  by setting the two equations equal to each other and solve for  $R_1$ . The result is the following quadratic equation. Solving for  $R_2$  is less desirable since there are more standard values for small resistor values than the larger ones.

$$0 = (V_{PU}) \times {R_1}^2 + (V_{PU} \times R_2 + V_L \times (R_3 + R_2) - V_H \times R_2) \times R_1 + (V_L - V_H) \times ({R_2}^2 + R_2 \times R_3)$$



#### www.ti.com

6. Calculate  $R_1$  after substituting in numeric values for  $V_{PU}$ ,  $R_2$ ,  $V_L$ ,  $V_H$ , and  $R_3$ . For this design, set  $V_{PU}$ =3.3,  $R_2$ =2M,  $V_L$ =9.9,  $V_H$ =9.95, and  $R_3$ =1k. Please note that  $R_3$  is significantly smaller than  $R_2$  ( $R_3$ << $R_2$ ). Increasing  $R_3$  will cause the comparator logic high output level to increase beyond  $V_{PU}$  and should be avoided. For example, increasing  $R_3$  to a value of 100k can cause the logic high output to be 3.6V.

$$0=(3.3)\times{R_1}^2+(6.591M)\times{R_1}-(200.1G)$$
 the positive root for  $R_1=29.9k\Omega$  using standard 1% resistor values,  $R_1=30.1k\Omega$ 

7. Calculate  $V_{TH}$  using the equation derived in Design Step 3; use the calculated value for  $R_1$ . Note that  $V_{TH}$  is less than  $V_L$  since  $V_{PU}$  is less that  $V_L$ .


$$V_{TH}\!=V_{H}$$
 ×  $(\frac{R_{2}}{R_{1}\!+R_{2}})\!=9$  . 802V

- 8. With the inverting terminal labeled as  $V_{TH}$ , derive an equation for  $V_{TH}$  in terms of  $R_4$ ,  $R_5$ , and  $V_S$ .  $V_{TH} = V_S \times (\frac{R_5}{R_4 + R_5})$
- 9. Calculate R<sub>4</sub> after substituting in numeric values R<sub>5</sub>=1M, V<sub>S</sub>=10, and the calculated value for V<sub>TH</sub>.  $R_4 = (\frac{R_5 \times (V_S V_{TH})}{V_{TH}}) = 20 \text{ . } 15 \text{k}\Omega$


using standard 1% resistor values,  $R_4 = 20.5 k\Omega$ 



## Design Simulations DC Simulation Results



#### **Transient Simulation Results**



www.ti.com

#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See Circuit SPICE Simulation File SLOM456, http://www.ti.com/lit/zip/slom456.

#### **Design Featured Comparator**

TLV170x-Q1, TLV170x				
V <sub>s</sub>	2.2 V to 36 V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Open-Drain, Rail-to-rail			
V <sub>os</sub>	500μV			
Ι <sub>Q</sub>	55 μA/channel			
t <sub>PD(HL)</sub>	460 ns			
#Channels	1, 2, 4			
www.ti.com/product/tlv1701-q1				

#### **Design Alternate Comparator**

	TLV7021	TLV370x-Q1, TLV340x	
Vs	1.6 V to 5.5 V	2.7 V to 16 V	
V <sub>inCM</sub>	Rail-to-rail	Rail-to-rail	
V <sub>out</sub>	Open-Drain, Rail-to-rail	Push-Pull, Rail-to-rail	
V <sub>os</sub>	500 μV	250 μV	
Ι <sub>Q</sub>	5 μΑ	560 μA/Ch	
t <sub>PD(HL)</sub>	260 ns	36 µs	
#Channels	1	1, 2, 4	
	www.ti.com/product/tlv7021	www.ti.com/product/tlv3701-q1	



### High-speed overcurrent detection circuit

#### **Design Goal**


Overcurre	ent Levels	Supply		Transient Response Time
I <sub>IN</sub> (min)	I <sub>IN</sub> (max)	V+	V-	t
0A	1.0A	5V	0V	< 10µs

#### **Design Description**

This high-speed, low-side overcurrent detection solution is implemented with a single zero-drift fast-settling amplifier (OPA388) and one high-speed comparator (TLV3201). This circuit is designed for applications that monitor fast current signals and overcurrent events, such as current detection in motors and power supply units.

The OPA388 is selected for its widest bandwidth with ultra-low offset and fast slew rate. The TLV3201 is selected for its fast response due to its small propagation delay of 40ns and rise time of 4.8ns. This allows the comparator to quickly respond and alert the system of an overcurrent event all within the transient response time requirement. The push-pull output stage also allows the comparator to directly interface with the logic levels of the microcontroller. The TLV3201 also has low power consumption with a quiescent current of  $40\mu$ A.

Typically for low-side current detection, the amplifier across the sense resistor can be used in a noninverting configuration. The application circuit shown, however, uses the OPA388 as a differential amplifier across the sense resistor. This provides a true differential measurement across the shunt resistor and can be beneficial in cases where the supply ground and load ground are not necessarily the same.





#### **Design Notes**

- 1. To minimize errors, choose precision resistors and set  $R_1 = R_3$ , and  $R_2 = R_4$ .
- 2. Select R<sub>SENSE</sub> to minimize the voltage drop across the resistor at the max current of 1 A.
- 3. Due to the ultra-low offset of the OPA388 (0.25  $\mu$ V), the effect of any offset error from the amplifier is minimal on the mV range measurement across  $R_{\text{SENSE}}$ .
- 4. Select the amplifier gain so COMP\_IN reaches 2 V when the system crosses its critical overcurrent value of 1 A.
- 5. Traditional bypass capacitors are omitted to simplify the application circuit.

#### **Design Steps**

1. Determine the transfer equation where  $R_1 = R_3$  and  $R_2 = R_4$ .

$$COMP\_IN = \left(\!\!\left(R_{\text{SENSE}} \cdot I_{\text{LOAD}}\right) \cdot \left(\frac{R_2}{R_1 + R_2}\right) \cdot \left(1 + \frac{R_4}{R_3}\right)$$

2. Select the SENSE resistor value assuming a maximum voltage drop of 10 mV with a load current of 1 A in order to minimize the voltage drop across the resistor.

$$R_{\text{SENSE}} = \frac{V_{\text{SENSE}}(\text{max})}{I_{\text{LOAD}}(\text{critical})} = \frac{10\text{mV}}{1\text{A}} = 10\text{m}\Omega$$

Select the amplifier gain such that COMP\_IN reaches 2V when the load current reaches the critical threshold of 1A.

$$Gain = \frac{VREF}{R_{SENSE} \cdot I_{LOAD}(critical)} = \frac{2 V}{0.01 V} = \frac{R_2}{R_1 + R_2} \cdot 1 + \frac{R_4}{R_3} = 200$$

Set:

$$R_1 = R_3 = 1k\Omega$$

$$R_2 = R_4 = 200k\Omega$$

4. Calculate the transimpedance gain of the amplifier in order to verify the following AC simulation results:


$$V_{OUT} = I_{LOAD} \cdot 10 \text{m}\,\Omega \cdot 200$$

$$\frac{V_{OUT}}{I_{I,OAD}} = 10m\Omega \cdot 200 = 2$$




#### **Design Simulations**

#### **COMP\_IN Transimpedance AC Simulation Results**



#### **Transient Response Simulation Results**





### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See the Current sensing using nanopower op amps blog.

### References

- 1. Texas Instruments, Advantages of using nanopower, zero drift amplifiers for battery voltage and current monitoring in portable applications TI tech note
- 2. Texas Instruments, Current sensing in no-neutral light switches TI tech note
- 3. Texas Instruments, GPIO Pins power signal chain in personal electronics running on Li-Ion batteries TI tech note

### **Design Featured Comparator**

TLV3201			
Vs	2.7V to 5.5V		
t <sub>PD</sub> 40ns			
Input V <sub>CM</sub>	Rail-to-rail		
V <sub>os</sub> 1mV			
<b>I</b> <sub>q</sub> 40μA			
TLV3201			

### **Design Alternate Comparator**

TLV7021			
V <sub>s</sub>	1.6V to 5.5V		
t <sub>PD</sub> 260ns			
Input V <sub>CM</sub>	Rail-to-rail		
V <sub>os</sub>	0.5mV		
I <sub>q</sub> 5μA			
TLV7021			

### **Design Featured Op Amp**

OPA388			
V <sub>s</sub>	2.5V to 5.5V		
Input V <sub>CM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	0.25µV		
V <sub>os</sub> Drift	.005μV/°C		
I <sub>q</sub>	1.7mA/Ch		
I <sub>b</sub> 30pA			
UGBW	10MHz		
OPA	\388		



www.ti.com

### **Design Alternate Op Amp**

THS4521			
V <sub>s</sub>	2.5V to 5.5V		
Input V <sub>CM</sub>	Rail-to-rail		
$V_{\mathrm{out}}$	Rail-to-rail		
V <sub>os</sub>	20 μV		
V <sub>os</sub> Drift	μV/°C		
I <sub>q</sub>	1mA/Ch		
<b>I</b> <sub>b</sub> 0.6 μA			
UGBW	145MHz		
THS4521			




# Inverting comparator with hysteresis circuit

### **Design Goals**

Output		Threshold	Hysteresis	Sup	oply
$V_0 = HIGH$ $V_0 = LOW$		V <sub>TH</sub>	V <sub>HYS</sub>	V <sub>cc</sub>	V <sub>ee</sub>
$V_i < V_L$	$V_i > V_H$	1.5V	400mV	3V	0V

### **Design Description**

Comparators are used to differentiate between two different signal levels. When setup in an inverting fashion, the comparator output will be a digital high if the analog input is below a selected threshold. With noise, signal variation, or slow-moving signals at the comparison threshold, undesirable transitions at the output can be observed. Setting upper and lower hysteresis thresholds eliminates these undesirable output transitions. This circuit example will focus on the steps required to design the positive feedback resistor network necessary to obtain the desired hysteresis for an inverting comparator application.



- 1. The accuracy of the hysteresis threshold voltages are related to the tolerance of the resistors used in the circuit, the selected comparator's input offset voltage specification, and any internal hysteresis already applied to the device.
- 2. For the TLV7031,  $V_{OH}$  is approximately 200mV below  $V_{cc}$  and  $V_{OL}$  is approximately 250mV above  $V_{ee}$ .
- 3. The TLV7031 has a push-pull output stage, so no pull-up resistor is needed.




1. Select R<sub>1</sub>. This can be a high resistance value due to the very low input bias current caused by the CMOS input of the device.

$$R_1 = 1M \Omega$$
 (Standard Value)


2. Solve for  $R_2$  based on the desired threshold voltage. Set  $V_{TH}$  to be 50% of  $V_{cc}$  for balanced hysteresis.

$$R_2\!=\!\frac{R_1\times V_{TH}}{V_{cc}\!-\!V_{TH}}\!=\!\frac{1M\Omega\times 1.5V}{3V\!-\!1.5V}\!=\!1M~\Omega$$

3. Observe the feedback resistor network in the two possible output states: High and Low. Note that the threshold voltage applied to the non-inverting pin by the voltage divider (R<sub>1</sub> and R<sub>2</sub>) can be further controlled by using the feedback resistor (R<sub>3</sub>). Below is the hysteresis eye diagram.



4. Derive the equation for  $V_H$ , which is the threshold voltage when  $V_o$  is high. For simplicity, assume  $V_o$ switches to  $V_{cc}$  when  $V_i < V_L$ . When this occurs,  $R_1$  and  $R_3$  are in parallel.



5. For push-pull outputs.

$$V_H = V_{cc} \times \frac{R_2}{(R_1 || R_3) + R_2}$$


a. If the comparator in use has an open-drain or open-collector output stage, then the pull-up resistor,  $R_{pu}$ , will be in series with  $R_3$ . The following equation is true if  $V_{pu} = V_{cc}$ . Do note that for some applications the pull-up resistor could be ignored in the V<sub>H</sub> equation since the eventual feedback resistor value could be significantly larger (ideally 10 times larger) than the pull-up resistor.

$$V_{H} = V_{cc} \times \tfrac{R_2}{\left[R_1 \middle\| (R_3 + R_{pu}) \right] + R_2}$$

b. If 
$$V_{pu} \neq V_{cc}$$
, then use the following equation for  $V_H$ . 
$$V_H = \frac{(R_1 \times V_{pu} + (R_3 + R_{pu}) \times V_{cc}) \times R_2}{R_1 \times (R_2 + R_3 + R_{pu}) + R_2 \times (R_3 + R_{pu})}$$

6. Derive the equation for  $V_L$ , which is the threshold voltage when  $V_o$  is low. For simplicity, assume  $V_o$ switches to  $V_{ee}$  when  $V_i > V_H$ . When this occurs,  $R_2$  and  $R_3$  are in parallel.





$$V_L = V_{cc} imes rac{R_2 || R_3}{R_1 + (R_2 || R_3)}$$

7. Derive the equation for 
$$V_{\text{HYS}}$$
. 
$$V_{\text{HYS}} = V_{\text{H}} - V_{\text{L}} = \frac{R_1 \times R_2 \times V_{\text{cc}}}{R_1 \times (R_2 + R_3) + \left(R_2 \times R_3\right)}$$

8. Solve for R<sub>3</sub>. 
$$R_3 = \frac{R_1 \times R_2 \times (V_{cc} - V_{HYS})}{(R_1 + R_2) \times V_{HYS}} = \frac{1M\Omega \times 1M\Omega \times (3V - 0.4V)}{(1M\Omega + 1M\Omega) \times 0.4V} = 3.25M\Omega$$
 
$$R_3 = 3.3M\Omega \quad \text{(Standard Value)}$$

$$R_3 = 3.3 M\Omega$$
 (Standard Value)

9. Verify  $V_{HYS}$ =400mV such that  $V_{H}$  = 1.7V and  $V_{L}$  = 1.3V.


$$V_H = V_{cc} \times \frac{R_2}{(R_1 || R_3) + R_2} = 3V \times \frac{1M\Omega}{(1M\Omega || 3.3M\Omega) + 1M\Omega} = 1.70V$$

$$V_L = V_{cc} \times \frac{R_2||R_3|}{R_1 + (R_2||R_3)} = 3V \times \frac{(1M\Omega||3.3M\Omega)}{1M\Omega + (1M\Omega||3.3M\Omega)} = 1.30V$$

$$V_{HYS}\!=V_H\!-V_L\!=1$$
 .  $70V\!-1$  .  $30V\!=400mV$ 



### **Transient Simulation Results**



### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See Comparator with Hysteresis Reference Design TIPD144, www.ti.com/tipd144.

See Circuit SPICE Simulation File SLVMCQ0, http://www.ti.com/lit/zip/slvmcq0.

For more information on many comparator topics including hysteresis, propagation delay and input common mode range please see training.ti.com/ti-precision-labs-op-amps.

### **Design Featured Comparator**

TLV7031				
Output Type Push-Pull				
V <sub>cc</sub>	1.6V to 6.5V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>os</sub>	±100μV			
V <sub>HYS</sub>	7mV			
l <sub>q</sub>	335nA/Ch			
t <sub>pd</sub>	3µs			
#Channels	1			
	www.ti.com/product/tlv7031			

### **Design Alternate Comparator**

TLV1701			
Output Type	Open Collector		
V <sub>cc</sub>	2.2V to 36V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>HYS</sub>	N/A		
V <sub>os</sub>	±500μV		
l <sub>q</sub>	55μA/Ch		
t <sub>pd</sub>	560ns		
#Channels	1, 2, 4		
	www.ti.com/product/tlv1701		



# Low-power, bidirectional current-sensing circuit

### **Design Goals**


Overcurre	ent Levels	Sup	pply
I <sub>IN</sub> (min) I <sub>IN</sub> (max)		V+	V-
-0.1 A	1.0 A	3.3V	0V

### **Design Description**

This low-power, low-side, bidirectional current sensing solution uses two nano-power, zero-drift amplifiers (LPV821) and one micro-power comparator with an integrated, precision reference (TLV3012). This circuit is well-suited for battery powered devices where charging current and system current need to be monitored accurately. The gain of U1 and U2 are set independently.

As shown in the application circuit, the LPV821 amplifiers are connected out of phase across  $R_{\text{SENSE}}$  to amplify the currents of opposite polarity. Amplifier U2 linearly amplifies the charging (positive) current while amplifier U1 linearly amplifies the system (negative) current. When U2 is monitoring the positive current, U1 drives its output to ground. Similarly, U2 drives its output to ground when U1 monitors the negative current. The amplifier outputs are ORed together with resistors  $R_7$  and  $R_8$  while U1 or U2 provide the ground reference creating a single output voltage for the comparator to monitor.

If a regulated supply or reference is already available in the system, the TLV3012 can be replaced by a nano-power comparator such as the TLV7031. Moreover, if the charging current and system current have equal magnitudes, the gains of amplfier U1 and U2 can be set equal to each other. Even with the gains of the amplifiers being equal, ORing the amplifier outputs allows one comparator to detect overcurrent conditions for both charging and system current.



- 1. To minimize errors, utilize precision resistors and set  $R_1 = R_3$ ,  $R_2 = R_4$ , and  $R_7 = R_8$ .
- 2. Select  $R_{\text{SENSE}}$  to minimize the voltage drop at max current and to reduce amplifier offset error when monitoring minimum current levels.
- 3. Select the amplifier gains so COMP\_IN reaches 1.242V when the charging and system currents reach their critical levels and avoid operating the amplifiers outside of their linear range.



1. Determine the transfer equation given  $R_1 = R_3$ ,  $R_2 = R_4$ , and  $R_7 = R_8$ .

Inverted Path:

COMP\_IN = 
$$-I_{G1} \times R_{SENSE} \times (-\frac{R_6}{R_E}) \times (\frac{R_8}{R_7 + R_0})$$

Non-Inverted Path:

$$\text{COMP\_IN} = I_{\text{G1}} \times R_{\text{SENSE}} \times (\tfrac{R_4}{R_3 + R_4}) \times (\tfrac{R_1 + R_2}{R_1}) \times (\tfrac{R_7}{R_7 + R_8})$$

2. Select the SENSE resistor value assuming a maximum voltage drop (V<sub>SENSE</sub>) of 100mV when charging at 1A and a minimum system current of 10mA.

$$\begin{array}{ll} R_{SENSE} & (max) = \frac{V_{SENSE} \; (max)}{I_{G1} \; (max)} = \frac{100 \; mV}{1 \; A} = 100 \; m\Omega \\ & \text{with} \quad I_{G1} (min) = 10 mA, \quad V_{SENSE} = 10 mA \times 100 m\Omega = 1 \quad mV > > VOS(max) = 10 \quad \mu \; V \end{array}$$

- 3. Select ORing resistor R<sub>7</sub> and R<sub>8</sub> to generate COMP\_IN.
  - a. An equal attenuation factor of two is applied to the input of the comparatorwith  $R_7 = R_8$ . Choose large values to minimize current consumption from the output of the amplifiers.
  - b. Special care must be taken when validating the voltage at COMP\_IN. Since  $R_7$  and  $R_8$  are large impedance values, the input impedance of an oscilloscope probe or the input to a digital voltmeter can alter the measured voltage. Common probe and voltmeter input impedances are  $10M\Omega$  and this will attenuate the signal measured.

with 
$$R_7 = R_8 = 2.49~\text{M}\Omega\text{,}$$
  $COMP\_IN = (VOUT\_Inv~or~VOUT\_NonInv)~/~2$ 


Select the amplifier gain such that COMP\_IN reaches 1.242V when the currents reach the critical threshold.

Gain = 
$$\frac{2 \times Comparator \ REF}{R_{SENSE} \times |I_{G1} \ (max)|}$$
  
Gain  $(Inv) = \frac{2 \times 1.242}{0.1 \times (-0.1)} = \frac{(-R_6)}{R_5} \approx -249 \frac{V}{V}$   
Gain  $(NonInv) = \frac{2 \times 1.242}{0.1 \times 1.0} = \frac{R_4}{R_3 + R_4} \times \frac{R_1 + R_2}{R_1} \approx 24.9 \frac{V}{V}$   
 $R_1 = R_3 = 100 \ kΩ \ (Standard \ Value)$   
 $R_5 = 10 \ kΩ \ (Standard \ Value)$   
 $R_2 = R_4 = R_6 = 2.49 \ MΩ \ (Standard \ Value)$ 




### **Design Simulations**

### DC Simulation Results (VOUT\_Inv)




### Transient Simulation Results (VOUT\_Inv)






### DC Simulation Results (VOUT\_NonInv)



### **Transient Simulation Results (VOUT\_NonInv)**





#### www.ti.com

### **Tech Note and Blog References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See Advantages of Using Nanopower Zero Drift Amp for Mobile Phone Battery Monitoring.

See Current Sensing in No-Neutral Light Switches.

See GPIO Pins Power Signal Chain in Personal Electronics Running on Li-Ion Batteries.

See Current Sensing Using NanoPower Op Amps Blog.

### **Design Featured Op Amp**

LPV821			
V <sub>s</sub>	1.7V to 3.6V		
Input V <sub>CM</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	1.5 µV		
V <sub>os</sub> Drift	20 nV/°C		
I <sub>q</sub>	650 nA/Ch		
I <sub>b</sub>	7 pA		
UGBW	8 kHz		
#Channels	1		
LPV821			

### **Design Alternate Op Amp**

TLVx333			
V <sub>s</sub>	1.8V to 5.5V		
Input V <sub>cм</sub>	Rail-to-rail		
V <sub>out</sub>	Rail-to-rail		
V <sub>os</sub>	2 μV		
V <sub>os</sub> Drift	20 nV/°C		
I <sub>q</sub>	17 μA/Ch		
I <sub>b</sub>	70 pA		
UGBW	350 kHz		
#Channels	1, 2, 4		
TLV333			

### **Revision History**

Revision	Date	Change
Α	February 2019	Changed title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page.




# Non-inverting comparator with hysteresis circuit

### **Design Goals**

Output		Hysteresis	Thresholds		Supply	
V <sub>o</sub> = HIGH	V <sub>o</sub> = LOW	V <sub>HYS</sub>	V <sub>H</sub>	V <sub>L</sub>	V <sub>cc</sub>	V <sub>ee</sub>
$V_i > V_H$	$V_i < V_L$	400mV	1.7V	1.3V	3V	0V

### **Design Description**

Comparators are used to differentiate between two different signal levels. When setup in a non-inverting fashion, the comparator output will be a digital high if the analog input is above a selected threshold. With noise, signal variation, or a slow-moving signal at the comparison threshold, undesirable transitions at the output can be observed. Setting upper and lower hysteresis thresholds eliminates these undesirable output transitions caused by the noise. This circuit example will focus on the steps required to design the positive feedback resistor network required to obtain the necessary hysteresis for a non-inverting comparator application.



- 1. Achieving balanced hysteresis will depend on the size of hysteresis and the threshold voltage to  $V_{cc}$  ratio.
- 2. In comparison to the inverting comparator circuit, this example has a lower impedance seen at the inputs.
- 3. The accuracy of the hysteresis threshold voltages are related to the tolerance of the resistors used in the circuit, the selected comparator's input offset voltage specification, and any internal hysteresis already applied to the device.
- 4. For the TLV7031,  $V_{OH}$  is approximately 200mV below  $V_{cc}$  and  $V_{OL}$  is approximately 250mV above  $V_{ee}$ .
- 5. The TLV7031 has a push-pull output stage, so no pull-up resistor is needed.



1. Select R<sub>1</sub>. This can be a high resistance value due to the very low input bias current caused by the CMOS input of the device.


$$R_1 = 1M \Omega$$
 (Standard Value)

2. Solve for  $R_3$ . A common practice is to select  $R_3$  to be the impedance seen at the inverting pin to provide input bias current cancellation. Since  $R_2$  is not known, approximate  $R_3$ . Here  $V_{TH}$  is expected to be 50% of  $V_{cc}$ .

$$R_3 = R_1 || R_2 \cong \frac{1}{2} R_1 = 500 k\Omega$$


$$R_3 = 510 k\Omega$$
 (Standard Value)

3. Observe the feedback resistor network in the two possible output states: Low and High. Note that the input signal plays a role in determining the hysteresis. The hysteresis eye diagram follows.



 Derive the equation for V<sub>H</sub>, the voltage that the input signal must rise to for the output to switch high. Set the voltage at the non-inverting pin to be equal to V<sub>TH</sub>. This ensures the correct hysteresis window will be achieved.






$$V_H = R_3 \times \frac{V_{TH}}{R_4} + V_{TH}$$

5. Derive the equation for  $V_L$ , the voltage that the input signal must drop to for the output to switch low. Again, set the voltage at the non-inverting pin to be equal to  $V_{TH}$ .



Vo High



6. For push-pull outputs.

$$V_L = rac{V_{TH} imes (R_3 + R_4) - V_{cc} imes R_3}{R_4}$$

7. If the comparator in use has an open-drain or open-collector output stage, then the pull-up resistor,  $R_{pu}$ , will be in series with  $R_3$  and  $R_4$ . The following equation is true if  $V_{pu} = V_{cc}$ . Do note that for some applications, the pull-up resistor could be ignored in the  $V_L$  equation since the eventual feedback resistor value could be significantly larger (ideally 10 times larger) than the pull-up resistor.

$$V_L = \tfrac{V_{TH} \times (\,R_{pu} + R_4\,) - \left(V_{cc} - V_{TH}\right) \times R_3}{R_4 + R_{pu}}$$

8. If  $V_{pu} \neq V_{cc}$ , then use the following equation for  $V_L$ .

$$V_L = \frac{V_{TH} \times (R_{pu} + R_4) - (V_{pu} - V_{TH}) \times R_3}{R_4 + R_{pu}}$$

9. Derive the equation for V<sub>HYS</sub>.

$$V_{HYS} = V_H - V_L = V_{cc} \times \frac{R_3}{R_4}$$

10. Solve for R₄.

$$R_4 = \frac{V_{cc}}{V_{HVS}} \times R_3 = \frac{3V}{0.4V} \times 510 \text{k}\Omega = 3.83 \text{M}\Omega$$

$$R_4 = 3.9 M\Omega$$
 (Standard Value)

11. Use the 
$$V_H$$
 equation found in step 4 to now solve for  $V_{TH}$ . 
$$V_{TH}=\frac{R_4\times V_H}{R_3+R_4}=\frac{3.9M\Omega\times 1.7V}{510k\Omega+3.9M\Omega}=1~.~50V$$

12. Verify the 
$$V_{TH}$$
 value with the  $V_L$  equation found in step 6. 
$$V_{TH} = \frac{R_4 \times V_H}{R_3 + R_4} = \frac{3.9 M \Omega \times 1.7 V}{510 k \Omega + 3.9 M \Omega} = 1 \ . \ 50 V$$


13. Solve for R<sub>2</sub> based on the calculated threshold voltage, V<sub>TH</sub>.  $R_2 = \frac{R_1 \times V_{TH}}{V_{cc} - V_{TH}} = \frac{1M\Omega \times 1.5V}{3V - 1.5V} = 1 \text{M} \ \Omega$ 

$$R_2 = \frac{R_1 \times V_{TH}}{V_{cc} - V_{TH}} = \frac{1M\Omega \times 1.5V}{3V - 1.5V} = 1M \Omega$$



### **Design Simulations**

### **Transient Simulation Results**





### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See Circuit SPICE Simulation File SLVMCR2.

For more information on many comparator topics including hysteresis, propagation delay and input common mode range please see training.ti.com/ti-precision-labs-op-amps.

### **Design Featured Comparator**

TLV7031		
Output Type	Push-Pull	
V <sub>cc</sub>	1.6V to 6.5V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>os</sub>	±100μV	
V <sub>HYS</sub>	7mV	
I <sub>q</sub>	335nA/Ch	
t <sub>pd</sub>	3µs	
#Channels	1	
	www.ti.com/product/tlv7031	

### **Design Alternate Comparator**

TLV1701		
Output Type	Open Collector	
V <sub>cc</sub>	2.2V to 36V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>HYS</sub>	N/A	
V <sub>os</sub>	±500μV	
l <sub>q</sub>	55μA/Ch	
t <sub>pd</sub>	560ns	
#Channels	1, 2, 4	
	www.ti.com/product/tlv1701	




# Overvoltage protection with comparator circuit

### **Design Goals**

Supply	Load	Comparator Out	put Status (OUT)
Operating Voltage Range	MAX Operating Voltage (V <sub>OVER</sub> )	SUPPLY < V <sub>OVER</sub>	SUPPLY ≥ V <sub>OVER</sub>
12V to 36V	30V	V <sub>OL</sub> < 0.4V	V <sub>OH</sub> = SUPPLY

### **Design Description**

This overvoltage protection circuit uses a high-voltage comparator with a push-pull output stage to control a P-Channel MOSFET that connects the SUPPLY to the LOAD. When the SUPPLY voltage exceeds the overvoltage threshold ( $V_{OVER}$ ), the output of the comparator goes HIGH and disconnects the LOAD from the SUPPLY by opening the P-Channel MOSFET. Likewise, when the SUPPLY voltage is below  $V_{OVER}$ , the output of the comparator is LOW and connects the LOAD to the SUPPLY.



- 1. Select a high-voltage comparator with a push-pull output stage.
- 2. Select a reference voltage that is below the lowest operating voltage range for the SUPPLY.
- 3. Calculate values for the resistor divider so the critical overvoltage level occurs when the input to the comparator (+IN) reaches the comparator's reference voltage.
- 4. Limit the source-gate voltage of the P-Channel MOSFET so that it remains below the device's maximum allowable value.



- 1. Select a high-voltage comparator with a push-pull output stage that can operate at the highest possible SUPPLY voltage. In this application, the highest SUPPLY voltage is 36V.
- 2. Determine an appropriate reference level for the overvoltage detection circuit. Since the lowest operating voltage for the SUPPLY is 12V, a 10V zener diode (Z<sub>1</sub>) is selected for the reference (V<sub>REF</sub>).
- 3. Calculate value of R3 by considering the minimum bias current to keep the Z₁ regulating at 10V. A minimum bias current of 100uA is used along with the minimum SUPPLY voltage of 12V.

$$R_3 = \frac{\text{SUPPLY (min)} - V_{\text{ZENER}}}{I_{\text{BIAS} \text{ (min)}}} = \frac{12V - 10V}{100\mu\text{A}} = 20 ~~k\Omega$$

 Calculate the resistor divider ratio needed so the input to the comparator (+IN) crosses the reference voltage (10V) when the SUPPLY rises to the target overvoltage level (V<sub>OVER</sub>) of 30V.

$$\begin{aligned} V_{REF} &= V_{OVER} * (\frac{R_2}{R_1 + R_2}) \\ (\frac{R_2}{R_1 + R_2}) &= \frac{V_{REF}}{V_{OVER}} = \frac{10V}{30V} = 0.333 \end{aligned}$$

5. Select values for R<sub>1</sub> and R<sub>2</sub> that yield the resistor divider ratio of 0.333V by using the following equation or using the online "Voltage Divider Calculator" at http://www.ti.com/download/kbase/volt/volt\_div3.htm. If using the following equation, choose a value for R<sub>2</sub> in the 100k-ohm range and calculate for R<sub>1</sub>. In this example, a value of 100k was chosen for R<sub>2</sub>.

$$R_{_{1}} = R_{2}(\frac{V_{OVER}}{V_{REF}} - 1) = 100 \text{ k}\Omega \text{ } (\frac{30V}{10V} - 1) = 200 \text{ k}\Omega$$


- 6. Note that the TLV1805 which is used in application circuit has 15mV of hysteresis. This means that the actualy switching threshold will be 7.5mV higher than the switching threshold (VREF) when the SUPPLY is rising and 7.5mV lower when the SUPPLY is falling. The result of the hysteresis is most easily seen in the DC Simulation curve. Since SUPPLY is resistor divided down by a factor of 3, the net impact to the SUPPLY switching threshold is 3 times this amount.
- 7. Verify that the current through the resistor divider is at least 100 times higher than the input bias current of the comparator. The resistors can have high values to minimize power consumption in the circuit without adding significant error to the resistor divider.
- 8. Select a zener diode (Z<sub>2</sub>) to limit the source-gate voltage (V<sub>SG</sub>) of the P-Channel MOSFET so that it remains below the device's maximum allowable value. It is common for P-Channel, power MOSFETs to have a V<sub>SG</sub> max value of 20V, so a 16V zener is placed from source to gate.
- 9. Calculate a value for the current limiting resistor ( $R_4$ ). When SUPPLY rises above 16V and  $Z_2$  begins to conduct,  $R_4$  limits the amount of current that the comparator output will sink when its output is LOW. With a nominal SUPPLY voltage of 24V, the sink current is limited to  $80\mu$ A.

$$I_{SINK} = (\frac{SUPPLY - V_{Z2}}{R_4}) = (\frac{24V - 16V}{100 \text{ k}\Omega}) = 80 \text{ } \mu\text{A}$$




### **Design Simulations**

### **DC Simulation Results**



### **Transient Simulation Results**





### References:

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SNOAA20
- 3. TI Precision Labs

### **Design Featured Comparator**

TLV1805-Q1 / TLV1805		
V <sub>s</sub>	3.3 V to 40 V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>out</sub>	Push-Pull	
V <sub>os</sub>	500 μV	
Hysteresis	15 mV	
ΙQ	135 μΑ	
t <sub>PD(HL)</sub>	250 ns	
www.ti.com	/product/tlv1805	

### **Design Alternate Comparator**

	TLV3701 / TLV370x-Q1	TLC3702 / TLC3702-Q1
Vs	2.5 V to 16 V	4V to 16 V
V <sub>inCM</sub>	Rail-to-rail	-1 V from VDD
V <sub>OUT</sub>	Push-Pull	Push-Pull
V <sub>os</sub>	250 μV	1.2 mV
Hysteresis	n/a	n/a
lα	0.56 μΑ	9.5 μA/Ch
t <sub>PD(HL)</sub>	36 µs	0.65 μs
	www.ti.com/product/tlv3701	www.ti.com/product/tlc3702

SNVA832-December 2018

# Window comparator with integrated reference circuit

### **Design Goals**


Input		Output		Sup	pply
V <sub>MON Min</sub>	V <sub>MON Max</sub>	V <sub>OUT Min</sub>	V <sub>OUT Max</sub>	$V_{DD}$	$V_{REF}$
0V	6V	0V	3.3V	3.3V	400mV

Lower Threshold (V <sub>L</sub> )	Upper Threshold (V <sub>H</sub> )	Divider Load Current (I <sub>MAX</sub> ) at V <sub>H</sub>
3.2V	4.1V	10uA

### **Design Description**

This circuit utilizes the TLV6710, which contains two comparators and a precision internal reference of 400mV. The monitored voltage ( $V_{MON}$ ) is divided down by  $R_1$ ,  $R_2$ , and  $R_3$ . The voltage across  $R_2$  and  $R_3$  is compared to the 400mV internal reference voltage ( $V_{REF}$ ). If the input signal ( $V_{MON}$ ) is within the window, the output is high. If the signal level is outside of the window, the output is low.

The TLV6710 will be utilized for this example, which conveniently contains two comparators and a common precision internal reference trimmed to a 400mV threshold. Two discrete comparators and an external reference may also be used.



- 1. Make sure the comparator input voltage range is not violated at the highest expected V<sub>MON</sub> voltage.
- 2. If the outputs are to be combined together (ORed), open collector or open drain output devices must be used.
- 3. It is also recommended to repeat the following calculations using the minimum and maximum resistor tolerance values and comparator positive and negative offset voltages.
- 4. The TLV6710 has built-in asymmetrical hysteresis, resulting in the rising edge V<sub>L</sub> and falling edge V<sub>H</sub> being slightly shifted. Comparators without hysteresis will meet the calculated thresholds.



The resistor divider will be calculated in separate  $V_H$  and  $V_L$  segments to create 400mV at the appropriate comparator input at the desired threshold voltage.

1. The total divider resistance  $R_{\text{TOTAL}}$  is calculated from the upper threshold voltage and divider current:

$$R_{TOTAL} = R_1 + R_2 + R_3 = \frac{V_H}{I_{MAX}} = \frac{4.1V}{10\mu A} = 410k\Omega$$

2. The upper threshold voltage is set by the "bottom" divider resistor  $R_3$  going into the INB pin. From the reference voltage and the divider current, the value of  $R_3$  is calculated from:

$$R_3=rac{V_{REF}}{I_{MAX}}=rac{400mV}{10\mu A}=40k\Omega$$

3. The "middle" resistor  $R_2$  is found by looking at  $R_2$  and  $R_1$  as one resistor, and calculating the value for that total resistance for  $V_{REF}$  at  $V_L$ , then subtracting out the known  $R_3$ :

$$R_2 = ((\frac{R_{TOTAL}}{V_1} \times V_{REF}) - R_3) = ((\frac{410k\Omega}{3.2V} \times 400mV) - 40k\Omega) = 11.25k\Omega$$

4. R<sub>1</sub> is found by taking the total resistance and subtracting the sum of R<sub>2</sub> and R<sub>3</sub>;

$$R_1 = R_{TOTAL} - (R_2 + R_3) = 410k\Omega - (11.25k\Omega + 40k\Omega) = 358.75k\Omega$$

Because these are calculated ideal resistor values, the next closest 0.1% standard resistor values will be used. The following table summarizes the changes due to the resistor value changes and the resulting trip point voltage change.

#### Nearest 0.1% Resistor Values

Resistor	Calculated Ideal Value	Nearest Standard 0.1% (E192) Value
R <sub>1</sub>	358.750 kΩ	361 kΩ
R <sub>2</sub>	11.25 kΩ	11.3 kΩ
R <sub>3</sub>	40 kΩ	40.2 kΩ

Because the values of the divider string resistors were changed, the resulting new threshold voltages must be calculated. The thresholds are found by multiplying the divider ratio by the reference voltage:

$$V_{H} = (\frac{R1 + R2 + R3}{R3}) \times V_{REF} = (\frac{361k\Omega + 11.3k\Omega + 40.2k\Omega}{40.2k\Omega}) \times 0.4V = 10.26119 \times 0.4V = 4.1045 \quad V$$

$$V_{L} = (\frac{R1 + R2 + R3}{R2 + R3}) \times V_{REF} = (\frac{361k\Omega + 11.3k\Omega + 40.2k\Omega}{11.3k\Omega + 40.2k\Omega}) \times 0.4V = 8.0097 \times 0.4V = 3.2039 \quad V$$

### **Ideal and Standard Resistor Thresholds**

Threshold	Using Ideal Resistors	Using Standard Resistors	Percent Change
V <sub>H</sub>	4.1V	4.1045V	+0.109%
$V_L$	3.2V	3.2039V	+0.121%


To ensure that the maximum 6V  $V_{MON}$  voltage does not violate the TLV6710 1.7V maximum input voltage rating, the  $V_{MON\_MAX}$  and the  $V_L$  division ratio found in step 4 above are used to calculate the maximum voltage at the TLV6710 input:

$$V_{INPUT\_MAX} = \frac{V_{MON\_MAX}}{V_{L\_RATIO}} = \frac{6 \text{ V}}{8.0097} = 749.1 \text{ mV}$$

The value 749mV is less than 1.7V, so the input voltage is well below the input maximum. If using discrete comparators, make sure the votlage is within the specified input common mode range ( $V_{ICR}$ ) of the device used.

#### www.ti.com

# Design Simulations Transient Simulation Results



Note: The Rising edge  $V_L$  and falling edge  $V_H$  thresholds are slightly shifted due to the built-in asymmetrical hysteresis of the TLV6710. Comparators without hysteresis will meet the calculated thresholds.



### **Design References**

For more information on many comparator topics including input votlage range, output types and propagation delay, please visit TI Precision Labs - Comparator Applications.

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See TINA-TI™ TLV6710 Reference Design circuit simulation file, Literature Number SNVMB09.

### **Design Featured Comparator**

TLV6710		
V <sub>ss</sub>	2V to 36 V	
V <sub>inCM</sub>	0V to 1.7V	
V <sub>out</sub>	0V to 25V	
Vref	400 mV ±0.25%	
I <sub>q</sub>	11 µA	
I <sub>b</sub>	1 nA	
Prop Delay	10 µs	
#Channels	2	
www.ti.com/product/tlv6710		

### **Design Alternate Comparator**

TLV6700		
V <sub>ss</sub>	1.8V to 18 V	
V <sub>inCM</sub>	0V to 6.5V	
$V_{\mathrm{out}}$	0V to 18V	
Vref	400 mV ±0.5%	
l <sub>q</sub>	5.5 µA	
I <sub>b</sub>	1 nA	
Prop Delay	29 µs	
#Channels	2	
www.ti.com/product/tlv6700		

### **Design Alternate Comparator**

TLV1702		
V <sub>ss</sub>	2.7 to 36 V	
V <sub>inCM</sub>	Rail to Rail	
V <sub>out</sub>	Open Drain to 36 V	
V <sub>os</sub>	±3.5 mV	
I <sub>q</sub>	75 µA	
l <sub>b</sub>	15 nA	
Prop Delay	0.4 µs	
#Channels	2	
www.ti.com/	product/tlv1702	




# Relaxation oscillator circuit

### **Design Goals**

Supply		Oscillator Frequency	
V <sub>cc</sub>	$V_{ee}$	f	
5V	0V	1 MHz	

### **Design Description**

The oscillator circuit generates a square wave at a selected frequency. This is done by charging and discharging the capacitor,  $C_1$  through the resistor,  $R_1$ . The oscillation frequency is determined by the RC time constant of  $R_1$  and  $C_1$ , and the threshold levels set by the resistor network of  $R_2$ ,  $R_3$ , and  $R_4$ . The maximum frequency of the oscillator is limited by the toggle rate of the comparator and the capacitance load at the output. This oscillator circuit is commonly used as a time reference or a supervisor clock source.



- 1. Comparator toggle rate and output capacitance are critical considerations when designing a high-speed oscillator.
- 2. Select C<sub>1</sub> to be large enough to minimize the errors caused by stray capacitance.
- 3. If using a ceramic capacitor, select a COG or NPO type for best stability over temperature.
- 4. Select lower value resistors for the R<sub>2</sub>, R<sub>3</sub>, R<sub>4</sub> resistor network to minimize the effects of stray capacitance.
- 5. R<sub>2</sub>, R<sub>3</sub>, and R<sub>4</sub> can be adjusted in order to create a duty cycle other than 50%.



- 1. When  $R_2 = R_3 = R_4$ , the resistor network sets the oscillator trip points of the non-inverting input at one-third and two-thirds of the supply.
- 2. When the output is high, the upper trip point will be set at two-thirds of the supply to bring the output back low.

$$V_{o} = V_{s}(\frac{R_{3}}{(R_{2}||R_{s})+R_{3}}) = \frac{2}{3}V_{s} = 3.33V$$

3. When the output is low, the lower trip point will be set at one-third of the supply in order to bring the output back high.

$$V_o = V_s(\frac{R_3 \| R_4}{(R_3 \| R_4) + R_2}) = \frac{1}{3}V_s = 1.67V$$

4. The timing of the oscillation is controlled by the charging and discharging rate of the capacitor C<sub>1</sub> through the resistor R<sub>1</sub>. This capacitor sets the voltage of the inverting input of the comparator. Calculate the time to discharge the capacitor.

$$V_c = V_i e^{-\frac{t}{R_1 C_1}}$$
  
 $\frac{1.67}{3.33} = e^{-\frac{t}{R_1 C_1}}$   
 $t = 0.69 R_1 C_1$ 

5. Calculate the time to charge the capacitor.

$$\begin{split} V_i &= V_c (1 \text{-}e^{-\frac{t}{RC}}) \\ 1.67 &= 3.33 (1 \text{-}e^{-\frac{t}{RC}}) \\ \frac{1.67}{3.33} &= e^{-\frac{t}{RC}} \\ t &= 0.69 R_1 C_1 \end{split}$$

 The time for the capacitor to charge or discharge is given by 0.69R<sub>1</sub>C<sub>1</sub>. With a target oscillator frequency of 1MHz, the time to charge or discharge should be 500ns.


$$0.69R_1C_1 = 500ns$$
  
 $R_1C_1 = 724ns$ 

7. Select  $C_1$  as 100 pF and  $R_1$  as  $6.8k\Omega$  (the closest real world value).



### **Design Simulations**

### **Transient Simulation Results**





### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit spice simulation file, SBOMAO3.

For more information on many comparator topics including hysteresis, propagation delay and input common mode range please see, TI Precision Labs.

### **Design Featured Comparator**

TLV3201				
<b>V</b> <sub>ss</sub> 2.7 to 5.5V				
V <sub>inCM</sub>	Rail-to-rail			
t <sub>pd</sub>	40ns			
V <sub>os</sub>	1mV			
V <sub>HYS</sub>	1.2mV			
I <sub>q</sub>	40μΑ			
Output Type	Push-Pull			
#Channels	1			
www.ti.com/product/tlv3201				

### **Design Alternate Comparator**

TLV7011			
V <sub>ss</sub>	1.6 to 5.5V		
V <sub>inCM</sub>	Rail-to-rail		
t <sub>pd</sub>	260ns		
V <sub>os</sub>	0.5V		
V <sub>HYS</sub>	4mV		
I <sub>q</sub>	5μΑ		
Output Type	Push-Pull		
#Channels	1		
www.ti.com/product/tlv7011			




# Thermal switch circuit

### **Design Goals**

Temperature Switching Point	Output		Supply		
T <sub>sp</sub>	V <sub>o</sub> = HIGH	V <sub>o</sub> = LOW	V <sub>cc</sub>	V <sub>ee</sub>	$V_{pu}$
100 °C	$T_A < T_{sp}$	$T_A > T_{sp}$	5V	0V	3.3V

### **Design Description**

This thermal switch solution will signal low (to a GPIO pin) when a certain temperature is exceeded thus alerting when conditions are no longer optimal or device-safe. This circuit incorporates an NTC thermistor with a comparator configured in a non-inverting fashion.



- 1. The resistance of an NTC thermistor drops as temperature increases.
- 2. The TLV7041 has an open drain output, so a pull-up resistor is required.
- 3. Configurations where the thermistor is placed near the high side of the divider can be done; however, the comparator will have to be used in an inverting fashion to still have the output switch low.
- 4. To exercise good practice, a positive feedback resistor should be placed to add external hysteresis (for simplicity, it is not done in this example).



1. Select an NTC thermistor, preferably one with a high nominal resistance, R<sub>0</sub>, (resistance value when ambient temperature, T<sub>A</sub>, is 25 °C) since the TLV7041 has a very low input bias current. This will help lower power consumption, thus reducing the likelihood of reading a slightly higher temperature due to thermal dissipation in the thermistor. The thermistor chosen has its  $R_0$  and its material constant,  $\beta$ , listed below.

$$R_0 = 100k\Omega$$
  
 $\beta = 3977K$ 

2. Select R<sub>1</sub>. For high temperature switching points, R<sub>1</sub> should be 10 times smaller than the nominal resistance of the thermistor. This causes a larger voltage difference per temperature change around the temperature switching point, which helps guarantee the output will switch at the desired temperature value.

$$R_1 = \frac{R_0}{10}$$
 
$$R_1 = \frac{100kΩ}{10} = 10kΩ$$
 (Standard Value)

3. Select R<sub>2</sub>. Again, this can be a high resistance value.

$$R_2 = 1M\Omega$$
 (Standard Value)

4. Solve for the resistance of the thermistor, R<sub>thermistor</sub>, at the desired temperature switching point. Using the  $\beta$  formula is an effective approximation for thermistor resistance across the temperature range of -20 °C to 120 °C. Alternatively, the Steinhart-Hart equation can be used, but several device-specific constants must be provided by the thermistor vendor. Note that temperature values are in Kelvin. Here  $T_0 = 25 \, ^{\circ}\text{C} = 298.15\text{K}.$ 

$$\begin{split} R_{thermistor}(T_{sp}) &= R_0 \times e^{\beta \times \left(\frac{1}{T_{sp}} - \frac{1}{T_0}\right)} \\ R_{thermistor}(100^{\circ}C) &= 100 k\Omega \times e^{3977K \times \left(\frac{1}{373.15K} - \frac{1}{298.15K}\right)} \\ R_{thermistor}(100^{\circ}C) &= 6.85 \quad k\Omega \end{split}$$

5. Solve for 
$$V_{thermistor}$$
 at  $T_{sp}$ . 
$$V_{thermistor}(T_{sp}) = V_{cc} \times \frac{R_{thermistor}(T_{sp})}{R_1 + R_{thermistor}(T_{sp})}$$
 
$$V_{thermistor}(100^{\circ}C) = 5V \times \frac{6.85 k\Omega}{10 k\Omega + 6.85 k\Omega} = 2.03V$$

6. Solve for  $R_3$  with the threshold voltage,  $V_{TH}$ , equal to  $V_{thermistor}$ . This ensures that  $V_{thermistor}$  will always be larger than  $V_{TH}$  until the temperature switching point is exceeded.

$$\begin{split} R_3 &= \frac{R_2 \times V_{TH}}{V_{cc} - V_{TH}} \\ R_3 &= \frac{1M\Omega \times 2.03V}{5V - 2.03V} = 685k\Omega \\ R_3 &= 680k\Omega \quad \text{(Standard Value)} \end{split}$$

7. Select an appropriate pull up resistor,  $R_4$ . Here,  $V_{pu} = 3.3V$  (digital high for a microcontroller).


$$R_4 = 51k\Omega$$
 (Standard Value)



### www.ti.com

### **Design Simulations**

### **DC Temperature Simulation Results**





### **Design References**

See Analog Engineer's Circuit Cookbooks for Tl's comprehensive circuit library. See Circuit SPICE Simulation File SLVMCS1, www.ti.com/lit/zip/slvmcs1.

### **Design Featured Comparator**

TLV7041				
Output Type	Open-Drain			
V <sub>cc</sub>	1.6V to 6.5V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>os</sub>	±100μV			
V <sub>HYS</sub>	7mV			
I <sub>q</sub>	335nA/Ch			
t <sub>pd</sub>	3µs			
#Channels	1			
www.ti.com/product/tlv7041				

## **Design Alternate Comparator**

TLV1701		
Output Type	Open-Collector	
V <sub>cc</sub>	2.2V to 36V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>os</sub>	±500μV	
V <sub>HYS</sub>	N/A	
l <sub>q</sub>	55μA/Ch	
t <sub>pd</sub>	560ns	
#Channels	1, 2, 4	
	www.ti.com/product/tlv1701	
	www.ti.com/product/tlv1701-q1	

SNOAA18-January 2019


# Undervoltage protection with comparator circuit

### **Design Goals**

Battery Voltage Levels (V <sub>BAT</sub> )		Comparator Output Status (OUT)		
Undervoltage (V <sub>LOW</sub> )	Start-Up Operating Voltage (V <sub>HIGH</sub> )	Low Battery	Normal Operation	
< 2.000V	> 2.034V	V <sub>OL</sub> < 0.4V	$V_{OH} = V_{PU} = 1.8V$	

### **Design Description**

This undervoltage, protection circuit uses one comparator with a precision, integrated reference to create an alert signal at the comparator output (OUT) if the battery voltage sags below 2.0 V. The undervoltage alert in this implementation is ACTIVE LOW. So when the battery voltage drops below 2.0 V, the comparator output goes low, providing as an alert signal to whatever device is monitoring the output. Hysteresis is integrated in the comparator such that the comparator output will return to a logic high state when the battery voltage rises above 2.034 V. This circuit utilizes an open-drain output comparator in order to level shift the output high logic level for controlling a digital logic input pin. For applications needing to drive the gate of a MOSFET switch, a comparator with a push-pull output is preferred.



- 1. Select a comparator with a precision, integrated reference.
- 2. Select a comparator with an open-drain output stage for level-shifting.
- 3. Select values for the resistor divider so the critical undervoltage level occurs when the input to the comparator (IN) reaches the comparator's negative-going input threshold voltage (V<sub>IT-</sub>).



 Calculate the resistor divider ratio needed so the input to the comparator crosses V<sub>IT</sub>, when V<sub>BAT</sub> sags to the target undervoltage level (V<sub>LOW</sub>) of 2.0V. V<sub>IT</sub> from the TLV4021R1 data sheet is 1.18V.

$$\begin{split} V_{IT-} &= \frac{R_2}{(R_1 + R_2)} \times V_{LOW} \\ &\frac{R_2}{(R_1 + R_2)} = \frac{V_{IT-}}{V_{LOW}} = \frac{1.18 \text{ V}}{2.00 \text{ V}} = 0.59 \end{split}$$

2. Confirm that the value of  $V_{LOW}$ , the voltage level where the undervoltage alert signal is asserted, is 2.0 V.

$$V_{LOW} = \frac{R_1 + R_2}{R_2} \times V_{IT-} = \frac{1}{0.59} \times 1.18 \text{ V} = 2.0 \text{ V}$$


3. Select values for R<sub>1</sub> and R<sub>2</sub> that yield the resistor divider ratio of 0.59 by using the following equation or using the online tool "Voltage Divider Calculator" at <a href="http://www.ti.com/download/kbase/volt/volt\_div3.htm">http://www.ti.com/download/kbase/volt/volt\_div3.htm</a>.

If using the following equation, choose a value for  $R_2$  in the Mega-ohm range and calculate for R1. In this example, a value of 1.54 M was chosen for  $R_2$ .

$$R_1 = R_2 (\frac{V_{LOW}}{V_{IT}} - 1) = -1.54 - M\Omega (\frac{2~V}{1.18~V} - 1) = 1.07 - M\Omega$$

- 4. Verify that the current through the resistor divider is at least 100 times higher than the input bias current of the comparator. The resistors can have high values to minimize power consumption in the circuit without adding significant error to the resistor divider.
- 5. Calculate  $V_{HIGH}$ , the battery voltage where the undervoltage alert signal is de-asserted (returns to a logic high value). When the battery voltage reduces below the 2.0-V level or is ramping up at initial start-up, the comparator input needs to exceed ( $V_{IT+}$ ), the positive-going input threshold voltage for the output to return to a logic high.  $V_{IT+}$  from the TLV4021R1 data sheet is 1.20V.


$$V_{HIGH} = \frac{R_1 + R_2}{R_2} \times V_{IT+} = \frac{1.07 \text{ M}\Omega + 1.54 \text{ M}\Omega}{1.54 \text{ M}\Omega} \times 1.20V = 2.034 \text{ V}$$






### **Design Simulations**

### **DC Simulation Results**



### **Transient Simulation Results**





## References:

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SNOAA18
- 3. TI Precision Labs

# **Design Featured Comparator**

TLV4021R1		
Vs	1.6V to 5.5V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>out</sub>	Open Drain	
Integrated Reference	1.2V ±1% over temperature	
Hysteresis	20 mV	
ΙQ	2.5 μΑ	
t <sub>PD(HL)</sub>	450 ns	
www.ti.com/product/tlv4021		

# **Design Alternate Comparator**

	TLV4041R1	TLV3011
Vs	1.6V to 5.5V	1.8V to 5.5V
V <sub>inCM</sub>	Rail-to-rail	Rail-to-rail
V <sub>out</sub>	Push-Pull	Open Drain
Integrated Reference	1.2 V ±1% over temperature	1.242 ±1% room temperature
Hysteresis	20mV	NA
Ι <sub>Q</sub>	2.5μΑ	2.8μΑ
t <sub>PD(HL)</sub>	450ns	6µs
	www.ti.com/product/tlv4041	www.ti.com/product/tlv3011



# Window comparator circuit


## **Design Goals**

Inp	out	Out	tput		Supply	
$V_{iMin}$	$V_{iMax}$	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	V <sub>ee</sub>	$V_{ref}$
0V	5V	0V	36V	5V	0V	2.5V

V <sub>L</sub> (Lower Threshold)	V <sub>H</sub> (Upper Threshold)	Upper to Lower Threshold Ratio
1.66V	3.33V	2

#### **Design Description**

This circuit utilizes two comparators in parallel to determine if a signal is between two reference voltages. If the signal is within the window, the output is high. If the signal level is outside of the window, the output is low. For this design, the reference voltages are generated from a single supply with voltage dividers.



## **Design Notes**

- 1. The input should not exceed the common mode limitations of the comparators.
- 2. If higher pullup voltages are used,  $R_p$  should be sized accordingly to prevent large current draw. The TLV1701 supports pullup voltages up to 36V.
- 3. Comparator must be open-drain or open-collector to allow for the ORed output.



## **Design Steps**

1. Define the upper  $(V_H)$  and lower  $(V_L)$  window voltages.


$$\begin{split} V_H &= V_{cc} \times \frac{R_1 + R_2}{R_1 + R_2 + R_3} = 3.33 \, V \\ V_L &= V_{cc} \times \frac{R_1}{R_1 + R_2 + R_3} = 1.66 \, V \\ \frac{V_H}{V_L} &= 1 + \frac{R_2}{R_1} = \frac{3.33V}{1.66V} = 2 \end{split}$$

2. Choose resistor values to achieve the desired window voltages.

$$\begin{split} &\frac{V_H}{V_L}=1+\frac{R_2}{R_1}=2\text{, so }R_2=R_1\\ &R_1=R_2=10\text{k}\Omega\text{ (Selected standard values)}\\ &R_3=\frac{R_1\times V_{cc}}{V_L}-(R_1+R_2)\\ &R_3=\frac{10\text{k}\Omega\times5V}{1.66\text{V}}-20\text{k}\Omega=10\text{ .}12\text{ k}\Omega\approx10\text{k}\Omega\text{ (Standard Value)} \end{split}$$

## **Design Simulations**

## **Transient Simulation Results**





#### www.ti.com

## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See the circuit SPICE simulation file SBOC516.

See TIPD178, www.ti.com/tool/tipd178.

# **Design Featured Op Amp**

TLV1702			
V <sub>cc</sub>	2.2V to 36V		
V <sub>inCM</sub>	Rail-to-rail		
V <sub>out</sub>	Open Collector (36V Max)		
V <sub>os</sub>	2.5mV		
l <sub>q</sub>	75μA/Ch		
l <sub>b</sub>	15nA		
Rise Time	365ns		
Fall Time	240ns		
#Channels	1, 2, 4		
www.ti.com/product/tlv1702			

## **Revision History**

Revision	Date	Change
А	February 2019	Downscale the title and changed title role to 'Amplifiers'. Added links to circuit cookbook landing page and SPICE simulation file.




# Zero crossing detection using comparator circuit

## **Design Goals**

Supply		Input Signal		MAX AC Mains Leakage Current	
V <sub>cc</sub>	V <sub>ee</sub>	Туре	V <sub>i</sub>	f	l <sub>ac</sub>
5V	0V	Single	240V AC RMS	50Hz	<500µA

#### **Design Description**

The zero crossing detector circuit changes the comparator's output state when the AC input crosses the zero reference voltage. This is done by setting the comparator inverting input to the zero reference voltage and applying the attenuated input to the noninverting input. The voltage divider  $R_1$  and  $R_2$  attenuates the input AC signal. The diode  $D_1$  is used to insure the noninverting input never goes below the negative input common mode limit of the comparator. Zero crossing detection is often used in power control circuits.



## **Design Notes**

- 1. Some hysteresis should be used to prevent unwanted transitions due to the slow speed of the input signal.
- 2. Select a comparator with a large input common mode range
- 3. The phase inversion protection feature of the TLV7011 can prevent phase reversal in situations where the input goes outside of the input common mode limits
- A diode should be used to protect the comparator when the input goes below the negative input common mode limit.



## **Design Steps**

1. Calculate the peak value of the input signal.

$$V_p = V_{RMS} X \sqrt{2} = 340V$$

2. Select the resistor divider to attenuate the input 340V signal down to 3.4V in order to be within the positve common range of the comparator.

$$340V \times G = 3.4V$$

$$G = 0.01\frac{V}{V}$$

$$(\frac{R_2}{R_1 + R_2}) = 0.01$$

- 3. Select  $R_{1}$  as  $1M\Omega$  and  $R_{2}$  as  $10k\Omega$  (the closest 1% value).
- 4. Select the diode, D<sub>1</sub>, in order to limit the negative voltage at the noninverting input. A zener diode with a voltage rating of 0.3V can be used.
- 5. Calculate the AC mains leakage current to check if it meets the leakage current design goal of less than 500µA.


$$I_{ac}=rac{V_p}{R_1}=340\mu A$$



#### www.ti.com

# **Design Simulations**

# **Transient Simulation Results**





## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit spice simulation file, SBOMAP5.

For more information on many comparator topics including hysteresis, propagation delay and input common mode range please see, TI Precision Labs.

# **Design Featured Comparator**

TLV7011				
V <sub>ss</sub>	1.6 to 5.5V			
V <sub>inCM</sub>	Rail-to-rail			
t <sub>pd</sub>	260ns			
V <sub>os</sub>	0.5mV			
V <sub>HYS</sub>	4mV			
I <sub>q</sub>	5µA			
Output Type	Push-Pull			
#Channels	1			
www.ti.com/product/tlv7011				

## **Design Alternate Comparator**

TLV3201		
V <sub>ss</sub>	2.7 to 5.5V	
V <sub>inCM</sub>	Rail-to-rail	
t <sub>pd</sub>	40ns	
V <sub>os</sub>	1V	
V <sub>HYS</sub>	1.2mV	
l <sub>q</sub>	40μΑ	
Output Type	Push-Pull	
#Channels	1	
www.ti.com/product/tlv3201		

SBOA247-December 2018

# Single-supply strain gauge bridge amplifier circuit


## **Design Goals**

Input V <sub>iDiff</sub> (V <sub>i2</sub> – V <sub>i1</sub> ) Output		put		Supply			
	$V_{iDiff\_Min}$	$V_{iDiff\_Max}$	$V_{oMin}$	$V_{oMax}$	V <sub>cc</sub>	V <sub>ee</sub>	$V_{ref}$
	–2.22mV	2.27mV	225mV	4.72V	5V	0V	2.5V

Strain Gauge Resistance Variation (R <sub>10</sub> )	V <sub>cm</sub>	Gain
115Ω – 125Ω	2.15V	1001V/V

#### **Design Description**

A strain gauge is a sensor whose resistance varies with applied force. The change in resistance is directly proportional to how much strain the sensor is experiencing due to the force applied. To measure the variation in resistance, the strain gauge is placed in a bridge configuration. This design uses a 2 op amp instrumentation circuit to amplify a differential signal created by the change in resistance of a strain gauge. By varying R<sub>10</sub>, a small differential voltage is created at the output of the Wheatstone bridge which is fed to the 2 op amp instrumentation amplifier input. Linear operation of an instrumentation amplifier depends upon the linear operation of its primary building block: op amps. An op amp operates linearly when the input and output signals are within the device's input common-mode and output-swing ranges, respectively. The supply voltages used to power the op amps define these ranges.





#### **Design Notes:**

- 1. Resistors R<sub>5</sub>, R<sub>6</sub> and R<sub>7</sub> of the Wheatstone bridge must match the stain gauge nominal resistance and must be equal to avoid creating a bridge offset voltage.
- 2. Low tolerance resistors must be used to minimize the offset and gain errors due to the bridge resistors.
- 3.  $V_{ex}$  sets the excitation voltage of the bridge and the common-mode voltage  $V_{cm}$
- 4. V<sub>ref</sub> biases the output voltage of the instrumentation amplifier to mid–supply to allow differential measurements in the positive and negative directions.
- 5. R<sub>11</sub> sets the gain of the instrumentation amplifier circuit.
- 6. R<sub>8</sub> and R<sub>9</sub> set the common–mode voltage of the instrumentation amplifier and limits the current through the bridge. This current determines the differential signal produced by the bridge. However, there are limitations on the current through the bridge due to self–heating effects of the bridge resistors and strain gauge.
- 7. Ensure that  $R_1 = R_3$  and  $R_2 = R_4$  and that ratios of  $R_2/R_1$  and  $R_4/R_3$  are matched to set the  $V_{ref}$  gain to 1V/V and maintain high DC CMRR of the instrumentation amplifier.
- 8. Linear operation is contingent upon the input common—mode and the output swing ranges of the op amps used. The linear output swing ranges are specified under the A<sub>ol</sub> test conditions in the op amps datasheets.
- 9. Using high-value resistors can degrade the phase margin of the circuit and introduce additional noise in the circuit.

#### **Design Steps:**

1. Select R<sub>5</sub>, R<sub>6</sub> and R<sub>7</sub> to match the stain gauge nominal resistance

$$R_{gauge} = R_5 = R_6 = R_7 = 120\Omega$$

2. Choose R<sub>9</sub> to set the common mode voltage of the instrumentation amplifier at 2.15V

$$V_{cm} = rac{rac{R_{bridge}}{2} + R_5}{R_{bridge} + R_8 + R_9} imes V_{ex}$$

Where  $R_{bridge}$  = total resistance of the bridge

Choose  $R_8 = 0 \Omega$  to allow maximum current through the bridge

$$\begin{split} V_{cm} &= \frac{\frac{120\Omega \times 4}{2} + R_9}{120\Omega \times 4 + 0\Omega + R_9} \times 2.5 \, V = 2.15 \, V \\ &= \frac{240 + R_9}{480 + 0\Omega + R_9} = \frac{2.15V}{2.5V} = 0.86 \end{split}$$

0 .14 R<sub>9</sub> = 172 .8 
$$\rightarrow$$
 R<sub>9</sub> =  $\frac{172.8}{0.14}$  = 1 .23 k $\Omega$   $\rightarrow$  R<sub>9</sub> = 1 .27 k  $\Omega$  (Standard value)

3. Calculate the gain required to produce the desired output voltage swing

$$G = \frac{V_{\text{oMax}} - V_{\text{oMin}}}{V_{\text{IDiff\_Min}} - V_{\text{IDiff\_Min}}} = \frac{4.72V - 0.225V}{0.00222V - (-0.00227V)} = 1001\frac{V}{V}$$

4. Select  $R_1$ ,  $R_2$ ,  $R_3$  and  $R_4$ . To set the  $V_{ref}$  gain at 1V/V and avoid degrading the instrumentation amplifier's CMRR,  $R_1$  must equal  $R_3$  and  $R_2$  equal  $R_4$ .

Choose 
$$R_1 = R_3 = 5.1 k \Omega$$
 and  $R_3 = R_4 = 20 k \Omega$  (Standard value)

5. Calculate R<sub>11</sub> to meet the required gain

G = 
$$1 + \frac{R_4}{R_3} + \frac{2 \times R_2}{R_{11}} = 1001 \frac{V}{V}$$
  
G =  $1 + \frac{200 \Omega}{5.100} + \frac{2 \times R_2}{R_{11}} = 1001 \frac{V}{V} \rightarrow 4.92 + \frac{400 \Omega}{R_{11}} = 1001 \frac{V}{V} \rightarrow \frac{400 \Omega}{R_{11}} = 996.1 \rightarrow R_{11} = \frac{400 \Omega}{996.1} = 40.15 \Omega \rightarrow R_{11} = 40.2\Omega$  (Standard Value)


6. Calculate the current through the bridge

$$\begin{split} I_{bridge} &= \frac{V_{ex}}{R_8 + R_9 + R_{bridge}} = \frac{2.5V}{0\Omega + 1.27k\Omega + 120\Omega \times 4} \\ I_{bridge} &= \frac{2.5V}{1.27k\Omega + 480\Omega} \rightarrow I_{bridge} = 1.42mA \end{split}$$

#### www.ti.com

# **Design Simulations:**

# **DC Simulation Results**





## References:

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SBOMAU4
- 3. TI Precision Designs TIPD170
- 4. TI Precision Labs
- 5.  $V_{CM}$  vs.  $V_{OUT}$  plots for instrumentation amplifiers with two op amps

# **Design Featured Op Amp:**

TLV9002		
V <sub>ss</sub>	1.8V to 5.5V	
V <sub>inCM</sub>	Rail-to-rail	
V <sub>out</sub>	Rail-to-Rail	
V <sub>os</sub>	0.4mV	
I <sub>q</sub>	0.06mA	
I <sub>b</sub>	5pA	
UGBW	1MHz	
SR	2V/μs	
#Channels	1,2,4	
www.ti.com/product/tlv9002		

# **Design Alternate Op Amp:**

OPA376			
$V_{ss}$	2.2V to 5.5V		
V <sub>inCM</sub>	$(V_{ee}-0.1V)$ to $(V_{cc}-1.3V)$		
V <sub>out</sub>	Rail-to-Rail		
V <sub>os</sub>	0.005mV		
Iq	0.76mA		
I <sub>b</sub>	0.2pA		
UGBW	UGBW 5.5MHz		
SR	2V/μs		
#Channels	#Channels 1,2,4		
www.ti.com/product/opa376			




# Photodiode amplifier circuit

## **Design Goals**

In	put	Out	put	BW		Supply	
I <sub>iMin</sub>	I <sub>iMax</sub>	V <sub>oMin</sub>	$V_{oMax}$	f <sub>p</sub>	V <sub>cc</sub>	V <sub>ee</sub>	$V_{ref}$
0A	2.4µA	100mV	4.9V	20kHz	5V	0V	0.1V

#### **Design Description**

This circuit consists of an op amp configured as a transimpedance amplifier for amplifying the light-dependent current of a photodiode.



Copyright @ 2018, Texas Instruments Incorporated

## **Design Notes**

- 1. A bias voltage  $(V_{ref})$  prevents the output from saturating at the negative power supply rail when the input current is 0A.
- 2. Use a JFET or CMOS input op amp with low bias current to reduce DC errors.
- 3. Set output range based on linear output swing (see A<sub>ol</sub> specification).



## **Design Steps**

1. Select the gain resistor.

$$R_1=rac{V_{oMax}-V_{oMin}}{I_{iMax}}=rac{4.9V-0.1V}{2.4\mu A}=2M\Omega$$

2. Select the feedback capacitor to meet the circuit bandwidth.

$$C_1 \le \frac{1}{2 \times \pi \times R_1 \times f_p}$$

$$C_1 \le \frac{1}{2 \times \pi \times 2MO \times 20kHz} \le 3.97 pF \approx 3.3 pF (Standard Value)$$

3. Calculate the necessary op amp gain bandwidth (GBW) for the circuit to be stable.

$$GBW > \tfrac{C_1 + C_1}{2 \times \pi \times R_1 \times C_1^2} > \tfrac{20pF + 3.3pF}{2 \times \pi \times 2M\Omega \times (3.3pF)^2} > 170kHz$$

where 
$$C_i = C_j + C_d + C_{cm} = 11 pF + 5 pF + 4 pF = 20 pF$$
 given

- Ci: Junction capacitance of photodiode
- C<sub>d</sub>: Differential input capacitance of the amplifier
- C<sub>cm</sub>: Common-mode input capacitance of the inverting input
- 4. Calculate the bias network for a 0.1-V bias voltage.

$$R_2 = rac{V_{cc} - V_{ref}}{V_{ref}} \times R_3$$

$$R_2 = \frac{5V - 0.1V}{0.1V} \times R_3$$

$$R_2 = 49 \times R_3$$

Closest 1% resistor values that yield this relationship are  $R_2=13$  .  $7k\Omega$  and  $R_3=280\Omega$ 

$$R_2 = 13.7 k\Omega$$
 and  $R_3 = 280\Omega$ 


5. Select  $C_{\scriptscriptstyle 2}$  to be  $1\mu F$  to filter the  $V_{\scriptscriptstyle ref}$  voltage. The resulting cutoff frequency is:

$$f_p = \frac{1}{2 \times \pi \times C_2 \times (R_2 \parallel R_3)} = \frac{1}{2 \times \pi \times 1} \frac{1}{\mu F \times (13.7k \parallel 280)} = 580 Hz$$




# **Design Simulations**

# **DC Simulation Results**



## **AC Simulation Results**





# **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See the circuit SPICE simulation file SBOC517.

See TIPD176, www.ti.com/tool/tipd176.

# **Design Featured Op Amp**

OPA322				
V <sub>cc</sub>	1.8V to 5.5V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	0.5mV			
I <sub>q</sub>	1.6mA/Ch			
I <sub>b</sub>	0.2pA			
UGBW	20MHz			
SR	10V/µs			
#Channels	1, 2, 4			
www.ti.com/product/opa322				

# **Design Alternate Op Amp**

LMP7721				
V <sub>cc</sub>	1.8V to 5.5V			
V <sub>inCM</sub>	V <sub>ee</sub> to (V <sub>cc</sub> -1V)			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	26μV			
I <sub>q</sub>	1.3mA/Ch			
I <sub>b</sub>	3fA			
UGBW	17MHz			
SR	10.43V/µs			
#Channels	1			
www.ti.com/product/lmp7721				

## **Revision History**

Revision	Date	Change
А	February 2019	Downscale the title and changed title role to 'Amplifiers'. Added links to circuit cookbook landing page and SPICE simulation file.




# Non-inverting microphone pre-amplifier circuit

#### **Design Goals**

Input Pressure (Max)	Output Voltage (Max)	Sup	pply	Frequency Res	oonse Deviation
100dB SPL (2 Pa)	1.228V <sub>rms</sub>	V <sub>cc</sub>	V <sub>ee</sub>	@20Hz	@20kHz
1000B SFL (2 Fa)	1.220 V <sub>rms</sub>	5V	0V	-0.5dB	−0.1dB

#### **Design Description**

This circuit uses a non–inverting amplifier circuit configuration to amplify the microphone output signal. This circuit has very good magnitude flatness and exhibits minor frequency response deviations over the audio frequency range. The circuit is designed to be operated from a single 5V supply.



#### **Design Notes**

- 1. Operate within the op amp linear output operating range, which is usually specified under the  $A_{OL}$  test conditions.
- 2. Use low-K capacitors (tantalum, COG, and so forth) and thin film resistors help to decrease distortion.
- 3. Use a battery to power this circuit to eliminate distortion caused by switching power supplies.
- 4. Use low value resistors and low noise op amps for low noise designs.
- 5. The common mode voltage is equal to the DC bias voltage set using the resistor divider plus any variation caused by the microphone output voltage. For op amps with a complementary pair input stage it is recommended to keep the common mode voltage away from the cross over region to eliminate the possibility of cross over distortion.
- 6. Resistor R₁ is used to bias the microphone internal JFET transistor to achieve the bias current specified by the microphone.
- 7. The equivalent input resistance is determined by R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>. Use large value resistors for R<sub>2</sub> and R<sub>3</sub> to increase the input resistance.
- 8. The voltage connected to R₁ to bias the microphone does not have to be the same as the op amp supply voltage. Using a higher voltage supply for the microphone bias allows for a lower bias resistor value.



## **Design Steps**

This design procedure uses the microphone specifications provided in the following table.

Microphone Parameter	Value
Sensitivity @ 94dB SPL (1 Pa)	−35 ± 4 dBV
Current Consumption (Max)	0.5mA
Impedance	2.2kΩ
Standard Operating Voltage	2Vdc

1. Convert the sensitivity to volts per Pascal.

$$10^{\frac{-35dB}{20}} = 17.78 \frac{mV}{Pa}$$

2. Convert volts per Pascal to current per Pascal.

$$\frac{17.78\frac{mV}{Pa}}{2.2k\Omega} = 8.083\frac{\mu A}{Pa}$$

3. Max output current occurs at max pressure 2Pa.

$$I_{Max} = 2Pa \times 8.083 \frac{\mu A}{Pa} = 16.166 \mu A$$

4. Calculate bias resistor. In the following equation, Vmic is microphone standard operating voltage.

$$R_1 = \frac{V_{cc} - V_{mic}}{I_s} = \frac{5V - 2V}{0.5mA} = 6kΩ≈5.9kΩ$$
 (Standard Value)

5. Set the amplifier input common mode voltage to mid–supply voltage. The equivalent resistance of R<sub>2</sub> in parallel with R<sub>3</sub> should be 10 times larger than R1 so that a majority of the microphone current flows through R<sub>1</sub>.

$$\begin{array}{l} R_{eq} = R2 \| R3 > 10 \times R1 = 100 k\Omega \\ \text{Choose } R_2 = R_3 = 200 k\Omega \end{array}$$

6. Calculate the maximum input voltage.

$$\begin{aligned} &R_{\text{in}} = R1 \| R_{\text{eq}} = 5.9 \text{k}\Omega \| 100 \text{k}\Omega = 5.571 \text{k}\Omega \\ &V_{\text{in}} = I_{\text{max}} \times R_{\text{in}} = 16.166 \text{uA} \times 5.571 \text{k}\Omega = 90.067 \text{mV} \end{aligned}$$

7. Calculate gain required to produce the largest output voltage swing.

Gain = 
$$\frac{V_{\text{outmax}}}{V_{\text{in}}} = \frac{1.228V}{90.067\text{mV}} = 13.634\frac{V}{V}$$

8. Calculate  $R_4$  to set the gain calculated in step 7. Select feedback resistor  $R_5$  as  $10k\Omega$ .

$$R_4 = \frac{R_5}{\text{Gain-1}} = \frac{10 k \Omega}{13.634 - 1} = 791 \Omega$$
 ≈  $787 \Omega$  (Standard Values)

The final gain of this circuit is:

$$Gain = 20log \frac{Vout}{Vin} = 20log \frac{16.166uA \times 5.571k\Omega \times \left(1 + \frac{10k\Omega}{787\Omega}\right)}{2V} = -4.191dB$$

9. Calculate the corner frequency at low frequency according to the allowed deviation at 20 Hz. In the following equation, G\_pole1 is the gain contributed by each pole at frequency "f". Note that you divide by three because there are three poles.

$$f_c = f \sqrt{\left(\frac{1}{G_{-pole1}}\right)^2 - 1} = 20Hz \sqrt{\left(\frac{1}{10^{\frac{-0.5/3}{20}}}\right)^2 - 1} = 3.956Hz$$

10. Calculate C<sub>1</sub> based on the cut off frequency calculated in step 9.

$$C_1$$
= $\frac{1}{2\pi \times \text{Req} \times f_c}$ = $\frac{1}{2\pi \times 100 \text{k}Ω \times 3.956 \text{Hz}}$ = 0.402μF≈0.33μF (Standard Value)

11. Calculate C<sub>2</sub> based on the cut off frequency calculated in step 9.

$$C_2 = \frac{1}{2\pi \times R4 \times f_c} = \frac{1}{2\pi \times 787 \Omega \times 3.956 Hz} = 51.121 \mu F$$
≈47μF (Standard Value)

12. Calculate the high frequency pole according to the allowed deviation at 20 kHz. In the following equation, G\_pole2 is the gain contributed by each pole at frequency "f".

$$f_p = \frac{f}{\sqrt{\left(\frac{1}{G.pole2}\right)^2 - 1}} = \frac{20kHz}{\sqrt{\left(\frac{1}{\frac{-0.1}{10}}\right)^2 - 1}} = 131.044kHz$$



#### www.ti.com

13. Calculate C3 to set the cut off frequency calculated in step 12.


$$C_3 = \frac{1}{2\pi \times R_s \times f_p} = \frac{1}{2\pi \times 10kΩ \times 131.044kHz} = 121.451pF \approx 120pF$$
 (Standard Value)

14. Calculate the output capacitor,  $C_4$ , based on the cut off frequency calculated in step 9. Assume the output load  $R_6$  is  $10k\Omega$ .

$$C_4 = \frac{1}{2\pi \times R_6 \times f_c} = \frac{1}{2\pi 10 k\Omega \times 3.956 Hz} = 4.023 μ F ≈ 3.3 μ F$$
 (Standard Value)

## **Design Simulations**


## **AC Simulation Results**






## **Transient Simulation Results**

The input voltage represents the SPL of an input signal to the microphone. A 1  $V_{rms}$  input signal represents 1 Pascal.



#### **Noise Simulation Results**

The following simulation results show 22.39uVrms of noise at 22kHz. The noise is measured at a bandwidth of 22kHz to represent the measured noise using an audio analyzer with the bandwidth set to 22kHz.





#### www.ti.com

## References:

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SBOC525
- 3. TI Precision Designs TIPD181
- 4. TI Precision Labs

# **Design Featured Op Amp**

TLV6741				
V <sub>ss</sub>	1.8V to 5.5V			
V <sub>inCM</sub>	(Vee ) to (Vcc -1.2V)			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	150µV			
I <sub>q</sub>	890uA/Ch			
I <sub>b</sub>	10pA			
UGBW	10MHz			
SR	4.75V/μs			
#Channels	1			
www.ti.com/product/tlv6741				

# **Design Alternate Op Amp**

OPA320				
V <sub>ss</sub>	1.8V to 5.5V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	40μV			
I <sub>q</sub>	1.5mA/Ch			
I <sub>b</sub>	0.2pA			
UGBW	20MHz			
SR	10V/µs			
#Channels	1, 2			
www.ti.com/product/opa320				




# TIA microphone amplifier circuit

## **Design Goals**

Input pressure (Max)	Output Voltage (Max)	Supply		Frequency Response Deviation		
100dB SPL(2Pa) 1.228V <sub>rms</sub>	V <sub>cc</sub>	V <sub>ee</sub>	@ 20Hz	@20kHz		
1000B SPL(2Fa)	1.228V <sub>rms</sub>	5V	0V	-0.5dB	-0.1dB	

#### **Design Description**

This circuit uses an op amp in a transimpedance amplifier configuration to convert the output current from an electret capsule microphone into an output voltage. The common mode voltage of this circuit is constant and set to mid–supply eliminating any input–stage cross over distortion.



## **Design Notes**

- 1. Use the op amp in the linear output operating range, which is usually specified under the  $A_{OL}$  test conditions.
- 2. Use low-K capacitors (tantalum, C0G, etc.) and thin film resistors help to decrease distortion.
- 3. Use a battery to power this circuit to eliminate distortion caused by switching power supplies.
- 4. Use low value resistors and low noise op amp to achieve high performance low noise designs.
- 5. The voltage connected to  $R_1$  to bias the microphone does not have to match the supply voltage of the op amp. Using a larger microphone bias voltage allows for a larger value or  $R_1$  which decreases the noise gain of the op amp circuit while still maintaining normal operation of the microphone.
- 6. Capacitor  $C_1$  should be large enough that its impedance is much less than resistor  $R_1$  at audio frequency. Pay attention to the signal polarity when using tantalum capacitors.



## **Design Steps**

The following microphone is chosen as an example to design this circuit.

Microphone parameter	Value
Sensitivity @ 94dB SPL (1 Pa)	−35 ± 4 dBV
Current Consumption (Max)	0.5mA
Impedance	2.2kΩ
Standard Operating Voltage	2V <sub>dc</sub>

1. Convert the sensitivity to volts per Pascal.

$$10^{\frac{-35dB}{20}} = 17.78 \,\text{mV} / \text{Pa}$$

2. Convert volts per Pascal to current per Pascal.

$$\frac{17.78\text{mV}\,/\,\text{Pa}}{2.2k\Omega}=8$$
 .083  $\mu\text{A}\,\,/\,\,\text{Pa}$ 

3. Max output current occurs at max sound pressure level of 2Pa.

$$I_{\text{Max}}$$
 = 2Pa × 8 .083 μA / Pa = 16 .166 μA

4. Calculate the value of resistor R<sub>4</sub> to set the gain

$$R_4 = \frac{V_{\text{max}}}{I_{\text{max}}} = \frac{1.228V}{16.166\mu\text{A}} = 75.961 \,\text{k}\Omega \approx 75\text{k}\Omega \quad (\text{Standard value})$$

The final signal gain is:

Gain = 20 × log 
$$\frac{V_{out}}{V_{in}}$$
 = 20 × log  $\frac{16.166\mu A \times 75k\Omega}{2V}$  =  $-$  4 .347 dB

5. Calculate the value for the bias resistor R<sub>1</sub>. In the following equation, Vmic is the standard operating voltage of the microphone

$$R_1 = \frac{V_{cc} - V_{mic}}{I_s} = \frac{5V - 2V}{0.5 mA} = 6k\Omega \approx 5.9 \ k\Omega$$
 (Standard value)

6. Calculate the high frequency pole according to the allowed deviation at 20 kHz. In the following equation, G\_pole1 is the gain at frequency "f".

$$f_p = \frac{f}{\sqrt{\left(\frac{1}{G_-pole1}\right)^2 - 1}} = \frac{20kHz}{\sqrt{\left(\frac{1}{-0.1}\right)^2 - 1}} = 131.044 \text{ kHz}$$

7. Calculate C<sub>3</sub> based on the pole frequency calculated in step 6.

$$C_3 = \frac{1}{2\pi \times f_p \times R_4} = \frac{1}{2\pi \times 131.044 \text{kHz} \times 75 \text{k}\Omega} = 16.194 \text{ pF} \approx 15 \text{pF}$$
 (Standard value)

8. Calculate the corner frequency at low frequency according to the allowed deviation at 20 Hz. In the following equation, G\_pole2 is the gain contributed by each pole at frequency "f" respectively. There are two poles, so divided by two.

$$f_c = f \times \sqrt{\left(\frac{1}{G_-pole2}\right)^2 - 1} = 20 Hz \times \sqrt{\left(\frac{1}{10^{\frac{-0.5}{20}}}\right)^2 - 1} = 4.868 \ Hz$$

9. Calculate the input capacitor C<sub>1</sub> based on the cut off frequency calculated in step 8.

$$C_1 = \frac{1}{2\pi \times R_1 \times f_c} = \frac{1}{2\pi \times 5.9 k\Omega \times 4.868 Hz} = 5.541 \,\mu\text{F} \approx 4.7 \,\mu\text{F}$$
 (Standard value)

10. Assuming the output load  $R_5$  is  $10k\Omega$ , calculate the output capacitor  $C_4$  based on the cut off frequency calculated in step 8.

$$C_4 = \frac{1}{2\pi \times R_5 \times f_c} = \frac{1}{2\pi \times 10 k\Omega \times 4.868 Hz} = 3.269 ~\mu\text{F} \approx 3.3 ~\mu\text{F} ~\text{(Standard value)}$$

11. Set the amplifier input common mode voltage to mid–supply voltage. Select  $R_2$  and  $R_3$  as  $100k\Omega$ . The equivalent resistance equals to the parallel combination of the two resistors:

$$R_{\text{eq}} = R_2 ||R_3 = 100 \text{k}\Omega||100 \text{k}\Omega = 50 \text{k}\Omega$$


12. Calculate the capacitor C<sub>2</sub> to filter the power supply and resistor noise. Set the cutoff frequency to 1Hz.

$$C_2 = \frac{1}{2\pi \times (R_2 || R_3) \times 1 Hz} = \frac{1}{2\pi \times (100 k\Omega || 100 k\Omega) \times 1 Hz} = 3.183 \ \mu F \approx 3.3 \ \mu F \ \ (Standard \ \ value)$$




## **Design Simulations**

## **AC Simulation Results**




## **Transient Simulation Results**

The input voltage represents the SPL of an input signal to the microphone. A 2  $V_{rms}$  input signal represents 2 Pascal.



## **Noise Simulation Results**

The following simulation results show  $22.39\mu V_{rms}$  of noise at 22kHz. The noise is measured at a bandwidth of 22kHz to represent the measured noise using an audio analyzer with the bandwidth set to 22kHz.





## References:

- 1. Analog Engineer's Circuit Cookbooks
- 2. SPICE Simulation File SBOC526
- 3. TI Precision Designs TIPD181
- 4. TI Precision Labs

# **Design Featured Op Amp**

TLV6741				
V <sub>ss</sub>	1.8V to 5.5V			
V <sub>inCM</sub>	V <sub>ee</sub> to V <sub>cc</sub> -1.2V			
$V_{\mathrm{out}}$	Rail-to-rail			
V <sub>os</sub>	150µV			
l <sub>q</sub>	890μA/Ch			
I <sub>b</sub>	10pA			
UGBW	10MHz			
SR	4.75V/μs			
#Channels	1			
www.ti.com/product/tlv6741				

# **Design Alternate Op Amp**

	OPA172	OPA192
V <sub>ss</sub>	4.5V to 36V	4.5V to 36V
V <sub>inCM</sub>	V <sub>ee</sub> -0.1V to V <sub>cc</sub> -2V	$V_{ee}$ –0.1V to $V_{cc}$ +0.1V
V <sub>out</sub>	Rail-to-rail	Rail-to-rail
V <sub>os</sub>	±200µV	±5µV
I <sub>q</sub>	1.6mA/Ch	1mA/Ch
I <sub>b</sub>	8pA	5pA
UGBW	10MHz	10MHz
SR	10V/μs	20V/µs
#Channels	1, 2, 4	1, 2, 4
	www.ti.com/product/op a172	www.ti.com/product/op a192

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated